diff --git a/Fertirrega_v6/Core/Inc/ad5934_driver.h b/Fertirrega_v6/Core/Inc/ad5934_driver.h index 7c2daaf..4cb621a 100644 --- a/Fertirrega_v6/Core/Inc/ad5934_driver.h +++ b/Fertirrega_v6/Core/Inc/ad5934_driver.h @@ -175,22 +175,24 @@ extern "C" { #define AD5934_REF_FLOAT_SCALE_MIN 1850.0f #define AD5934_REF_FLOAT_SCALE_MAX 2450.0f #define AD5934_REF_OUT_SCALE_MIN 0 -#define AD5934_REF_OUT_SCALE_MAX 4096 +#define AD5934_REF_OUT_SCALE_MAX 4095 -#define AD5934_RTD_FLOAT_SCALE_MIN 1850.0f -#define AD5934_RTD_FLOAT_SCALE_MAX 2450.0f -#define AD5934_RTD_OUT_SCALE_MIN 0 -#define AD5934_RTD_OUT_SCALE_MAX 4096 +//#define AD5934_RTD_FLOAT_SCALE_MIN 1850.0f +//#define AD5934_RTD_FLOAT_SCALE_MAX 2450.0f +#define AD5934_RTD_FLOAT_SCALE_MIN (-10.0f) +#define AD5934_RTD_FLOAT_SCALE_MAX 60.0f +#define AD5934_RTD_OUT_SCALE_MIN 70 +#define AD5934_RTD_OUT_SCALE_MAX 800 #define AD5934_EC5_FLOAT_SCALE_MIN 0.0f #define AD5934_EC5_FLOAT_SCALE_MAX 20500.0f #define AD5934_EC5_OUT_SCALE_MIN 0 -#define AD5934_EC5_OUT_SCALE_MAX 4096 +#define AD5934_EC5_OUT_SCALE_MAX 4095 #define AD5934_EC10_FLOAT_SCALE_MIN 0.0f #define AD5934_EC10_FLOAT_SCALE_MAX 15000.0f #define AD5934_EC10_OUT_SCALE_MIN 0 -#define AD5934_EC10_OUT_SCALE_MAX 4096 +#define AD5934_EC10_OUT_SCALE_MAX 4095 diff --git a/Fertirrega_v6/Core/Src/main.c b/Fertirrega_v6/Core/Src/main.c index 0446b96..903b9a8 100644 --- a/Fertirrega_v6/Core/Src/main.c +++ b/Fertirrega_v6/Core/Src/main.c @@ -156,35 +156,44 @@ int main(void) } } + digital_outputs_toggle(0); + digital_outputs_toggle(1); + digital_outputs_toggle(2); + digital_outputs_toggle(3); + digital_outputs_toggle(4); + digital_outputs_toggle(5); + digital_outputs_toggle(6); + digital_outputs_toggle(7); while (1) { - AD5934_Process_System(); ADS1015_Process_System(); current_millis = g_ms_counter; - if((current_millis % 100) == 0) // Send data each 100ms + if((current_millis % 500) == 0) // Send data each 100ms { - if (g_ref_filter.value_valid) // Reference Resistor on Board: 100 Ohms or 1000 Ohms + /* if (g_ref_filter.value_valid) // Reference Resistor on Board: 100 Ohms or 1000 Ohms { //reference_resistor = g_ref_filter.filtered_value; uint16_t reference_final = AD5934_REF_OUT_SCALE_MAX - AD5934_Compress_To_IntScale(g_ref_filter.filtered_value, current_ref_mux); + intToStr(reference_final, tempString); // float ref_final = g_ref_filter.filtered_value; //FloatToString(tempString, ref_final); rs485_send_broadcast(tempString, (strlen((uint8_t*)tempString))); rs485_send_broadcast(&newline, 1); - } + }*/ if (g_rtd_filter.value_valid) // PT100 or PT1000 in °C { temperature_RTD = AD5934_Calculate_Temperature(reference_resistor, g_rtd_filter.filtered_value); - uint16_t rtd_final = AD5934_RTD_OUT_SCALE_MAX - AD5934_Compress_To_IntScale(g_rtd_filter.filtered_value, current_rtd_mux); + uint16_t rtd_final = AD5934_RTD_OUT_SCALE_MAX - AD5934_Compress_To_IntScale(temperature_RTD, current_rtd_mux); + intToStr(rtd_final, tempString); //float rtd_final = g_rtd_filter.filtered_value; //FloatToString(tempString, rtd_final); @@ -196,6 +205,7 @@ int main(void) { thermal_compensaded_EC = AD5934_EC_Compensate_Magnitude_To_25C(g_ec_filter.filtered_value, temperature_RTD); uint16_t ec_final = AD5934_Compress_To_IntScale(thermal_compensaded_EC, current_ec_mux); + intToStr(ec_final, tempString); // float ec_final = g_ec_filter.filtered_value; // FloatToString(tempString, ec_final); @@ -206,6 +216,7 @@ int main(void) if (g_ph_filter.value_valid) // pH { uint16_t ph_final = ADS1015_Compress_To_IntScale(g_ph_filter.filtered_value); + intToStr(ph_final, tempString); //float ph_final = g_ph_filter.filtered_value; //FloatToString(tempString, ph_final); diff --git a/Fertirrega_v6/Debug/Core/Src/ad5934_driver.o b/Fertirrega_v6/Debug/Core/Src/ad5934_driver.o index 39b73ca..839c4f1 100644 Binary files a/Fertirrega_v6/Debug/Core/Src/ad5934_driver.o and b/Fertirrega_v6/Debug/Core/Src/ad5934_driver.o differ diff --git a/Fertirrega_v6/Debug/Core/Src/main.cyclo b/Fertirrega_v6/Debug/Core/Src/main.cyclo index 719cab9..d8c6f20 100644 --- a/Fertirrega_v6/Debug/Core/Src/main.cyclo +++ b/Fertirrega_v6/Debug/Core/Src/main.cyclo @@ -1,6 +1,6 @@ -../Core/Src/main.c:78:5:main 10 -../Core/Src/main.c:256:6:SystemClock_Config 4 -../Core/Src/main.c:307:6:FloatToString 8 -../Core/Src/main.c:369:6:intToStr 12 -../Core/Src/main.c:427:6:HAL_TIM_PeriodElapsedCallback 2 -../Core/Src/main.c:443:6:Error_Handler 1 +../Core/Src/main.c:78:5:main 9 +../Core/Src/main.c:267:6:SystemClock_Config 4 +../Core/Src/main.c:318:6:FloatToString 8 +../Core/Src/main.c:380:6:intToStr 12 +../Core/Src/main.c:438:6:HAL_TIM_PeriodElapsedCallback 2 +../Core/Src/main.c:454:6:Error_Handler 1 diff --git a/Fertirrega_v6/Debug/Core/Src/main.o b/Fertirrega_v6/Debug/Core/Src/main.o index 9bb39e4..4807e09 100644 Binary files a/Fertirrega_v6/Debug/Core/Src/main.o and b/Fertirrega_v6/Debug/Core/Src/main.o differ diff --git a/Fertirrega_v6/Debug/Core/Src/main.su b/Fertirrega_v6/Debug/Core/Src/main.su index 60e6268..5901799 100644 --- a/Fertirrega_v6/Debug/Core/Src/main.su +++ b/Fertirrega_v6/Debug/Core/Src/main.su @@ -1,6 +1,6 @@ ../Core/Src/main.c:78:5:main 56 static -../Core/Src/main.c:256:6:SystemClock_Config 88 static -../Core/Src/main.c:307:6:FloatToString 104 static -../Core/Src/main.c:369:6:intToStr 32 static -../Core/Src/main.c:427:6:HAL_TIM_PeriodElapsedCallback 16 static -../Core/Src/main.c:443:6:Error_Handler 4 static,ignoring_inline_asm +../Core/Src/main.c:267:6:SystemClock_Config 88 static +../Core/Src/main.c:318:6:FloatToString 104 static +../Core/Src/main.c:380:6:intToStr 32 static +../Core/Src/main.c:438:6:HAL_TIM_PeriodElapsedCallback 16 static +../Core/Src/main.c:454:6:Error_Handler 4 static,ignoring_inline_asm diff --git a/Fertirrega_v6/Debug/Fertirrega_v6.elf b/Fertirrega_v6/Debug/Fertirrega_v6.elf index 4e9646f..02678db 100644 Binary files a/Fertirrega_v6/Debug/Fertirrega_v6.elf and b/Fertirrega_v6/Debug/Fertirrega_v6.elf differ diff --git a/Fertirrega_v6/Debug/Fertirrega_v6.list b/Fertirrega_v6/Debug/Fertirrega_v6.list index 0f49824..e0cb3d7 100644 --- a/Fertirrega_v6/Debug/Fertirrega_v6.list +++ b/Fertirrega_v6/Debug/Fertirrega_v6.list @@ -5,47 +5,47 @@ Sections: Idx Name Size VMA LMA File off Algn 0 .isr_vector 0000010c 08000000 08000000 00001000 2**0 CONTENTS, ALLOC, LOAD, READONLY, DATA - 1 .text 0000608c 0800010c 0800010c 0000110c 2**2 + 1 .text 00006130 0800010c 0800010c 0000110c 2**2 CONTENTS, ALLOC, LOAD, READONLY, CODE - 2 .rodata 0000013c 08006198 08006198 00007198 2**2 + 2 .rodata 0000013c 0800623c 0800623c 0000723c 2**2 CONTENTS, ALLOC, LOAD, READONLY, DATA - 3 .ARM.extab 00000000 080062d4 080062d4 00008060 2**0 + 3 .ARM.extab 00000000 08006378 08006378 00008060 2**0 CONTENTS, READONLY - 4 .ARM 00000008 080062d4 080062d4 000072d4 2**2 + 4 .ARM 00000008 08006378 08006378 00007378 2**2 CONTENTS, ALLOC, LOAD, READONLY, DATA - 5 .preinit_array 00000000 080062dc 080062dc 00008060 2**0 + 5 .preinit_array 00000000 08006380 08006380 00008060 2**0 CONTENTS, ALLOC, LOAD, DATA - 6 .init_array 00000004 080062dc 080062dc 000072dc 2**2 + 6 .init_array 00000004 08006380 08006380 00007380 2**2 CONTENTS, ALLOC, LOAD, READONLY, DATA - 7 .fini_array 00000004 080062e0 080062e0 000072e0 2**2 + 7 .fini_array 00000004 08006384 08006384 00007384 2**2 CONTENTS, ALLOC, LOAD, READONLY, DATA - 8 .data 00000060 20000000 080062e4 00008000 2**2 + 8 .data 00000060 20000000 08006388 00008000 2**2 CONTENTS, ALLOC, LOAD, DATA - 9 .bss 0000047c 20000060 08006344 00008060 2**2 + 9 .bss 0000047c 20000060 080063e8 00008060 2**2 ALLOC - 10 ._user_heap_stack 00000604 200004dc 08006344 000084dc 2**0 + 10 ._user_heap_stack 00000604 200004dc 080063e8 000084dc 2**0 ALLOC 11 .ARM.attributes 00000029 00000000 00000000 00008060 2**0 CONTENTS, READONLY - 12 .debug_info 00013821 00000000 00000000 00008089 2**0 + 12 .debug_info 0001386b 00000000 00000000 00008089 2**0 CONTENTS, READONLY, DEBUGGING, OCTETS - 13 .debug_abbrev 000032e3 00000000 00000000 0001b8aa 2**0 + 13 .debug_abbrev 000032e2 00000000 00000000 0001b8f4 2**0 CONTENTS, READONLY, DEBUGGING, OCTETS - 14 .debug_aranges 00001260 00000000 00000000 0001eb90 2**3 + 14 .debug_aranges 00001260 00000000 00000000 0001ebd8 2**3 CONTENTS, READONLY, DEBUGGING, OCTETS - 15 .debug_rnglists 00000e79 00000000 00000000 0001fdf0 2**0 + 15 .debug_rnglists 00000e79 00000000 00000000 0001fe38 2**0 CONTENTS, READONLY, DEBUGGING, OCTETS - 16 .debug_macro 0001a53e 00000000 00000000 00020c69 2**0 + 16 .debug_macro 0001a53e 00000000 00000000 00020cb1 2**0 CONTENTS, READONLY, DEBUGGING, OCTETS - 17 .debug_line 00017c73 00000000 00000000 0003b1a7 2**0 + 17 .debug_line 00017c61 00000000 00000000 0003b1ef 2**0 CONTENTS, READONLY, DEBUGGING, OCTETS - 18 .debug_str 00095804 00000000 00000000 00052e1a 2**0 + 18 .debug_str 00095803 00000000 00000000 00052e50 2**0 CONTENTS, READONLY, DEBUGGING, OCTETS - 19 .comment 00000043 00000000 00000000 000e861e 2**0 + 19 .comment 00000043 00000000 00000000 000e8653 2**0 CONTENTS, READONLY - 20 .debug_frame 00004be4 00000000 00000000 000e8664 2**2 + 20 .debug_frame 00004be4 00000000 00000000 000e8698 2**2 CONTENTS, READONLY, DEBUGGING, OCTETS - 21 .debug_line_str 00000052 00000000 00000000 000ed248 2**0 + 21 .debug_line_str 00000052 00000000 00000000 000ed27c 2**0 CONTENTS, READONLY, DEBUGGING, OCTETS Disassembly of section .text: @@ -64,7 +64,7 @@ Disassembly of section .text: 8000122: bd10 pop {r4, pc} 8000124: 20000060 .word 0x20000060 8000128: 00000000 .word 0x00000000 - 800012c: 08006180 .word 0x08006180 + 800012c: 08006224 .word 0x08006224 08000130 : 8000130: b508 push {r3, lr} @@ -76,7 +76,7 @@ Disassembly of section .text: 800013e: bd08 pop {r3, pc} 8000140: 00000000 .word 0x00000000 8000144: 20000064 .word 0x20000064 - 8000148: 08006180 .word 0x08006180 + 8000148: 08006224 .word 0x08006224 0800014c : 800014c: 4603 mov r3, r0 @@ -696,7 +696,7 @@ void AD5934_SetRegisterValue(uint8_t registerAddress, uint32_t registerValue, ui 80007ac: 2302 movs r3, #2 80007ae: 211a movs r1, #26 80007b0: 4807 ldr r0, [pc, #28] @ (80007d0 ) - 80007b2: f002 fe63 bl 800347c + 80007b2: f002 feb5 bl 8003520 80007b6: 4603 mov r3, r0 80007b8: 73bb strb r3, [r7, #14] for (uint8_t i = 0; i < numberOfBytes; i++) @@ -772,7 +772,7 @@ uint32_t AD5934_GetRegisterValue(uint8_t registerAddress, uint8_t numberOfBytes) 8000814: 2302 movs r3, #2 8000816: 211a movs r1, #26 8000818: 4811 ldr r0, [pc, #68] @ (8000860 ) - 800081a: f002 fe2f bl 800347c + 800081a: f002 fe81 bl 8003520 800081e: 4603 mov r3, r0 8000820: 75bb strb r3, [r7, #22] @@ -787,7 +787,7 @@ uint32_t AD5934_GetRegisterValue(uint8_t registerAddress, uint8_t numberOfBytes) 800082e: 2301 movs r3, #1 8000830: 211a movs r1, #26 8000832: 480b ldr r0, [pc, #44] @ (8000860 ) - 8000834: f002 ff20 bl 8003678 + 8000834: f002 ff72 bl 800371c 8000838: 4603 mov r3, r0 800083a: 75bb strb r3, [r7, #22] AD5934_reg.bytes[i]=readData[0]; @@ -972,7 +972,7 @@ float AD5934_Calculate_Temperature(float mag_ref, float mag_dut) if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET) // OFF = PT1000, ON = PT100, PA7 has internal pull-up and switch connects to GND 8000906: 2180 movs r1, #128 @ 0x80 8000908: 4821 ldr r0, [pc, #132] @ (8000990 ) - 800090a: f002 fc2b bl 8003164 + 800090a: f002 fc7d bl 8003208 800090e: 4603 mov r3, r0 8000910: 2b01 cmp r3, #1 8000912: d104 bne.n 800091e @@ -1039,7 +1039,7 @@ float AD5934_Calculate_Temperature(float mag_ref, float mag_dut) return ((-AD5934_RTD_A + sqrtf(discriminant))/(2.0f * AD5934_RTD_B)); 800096c: 68b8 ldr r0, [r7, #8] - 800096e: f005 fb77 bl 8006060 + 800096e: f005 fbc9 bl 8006104 8000972: 4603 mov r3, r0 8000974: 490b ldr r1, [pc, #44] @ (80009a4 ) 8000976: 4618 mov r0, r3 @@ -1174,7 +1174,7 @@ float AD5934_GetMagnitude(void) 8000a70: f7ff fb7a bl 8000168 <__addsf3> 8000a74: 4603 mov r3, r0 8000a76: 4618 mov r0, r3 - 8000a78: f005 faf2 bl 8006060 + 8000a78: f005 fb44 bl 8006104 8000a7c: 6038 str r0, [r7, #0] // Return magnitude value @@ -1322,10 +1322,10 @@ uint16_t AD5934_Compress_To_IntScale(float value, uint8_t scale) 8000b8e: 3710 adds r7, #16 8000b90: 46bd mov sp, r7 8000b92: bdb0 pop {r4, r5, r7, pc} - 8000b94: 080061a8 .word 0x080061a8 - 8000b98: 08006220 .word 0x08006220 - 8000b9c: 080061e4 .word 0x080061e4 - 8000ba0: 08006240 .word 0x08006240 + 8000b94: 0800624c .word 0x0800624c + 8000b98: 080062c4 .word 0x080062c4 + 8000b9c: 08006288 .word 0x08006288 + 8000ba0: 080062e4 .word 0x080062e4 08000ba4 : * @param none @@ -1584,7 +1584,7 @@ void AD5934_Process_System(void) if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET) // OFF = PT1000, ON = PT100, PA7 has internal pull-up and switch connects to GND 8000d08: 2180 movs r1, #128 @ 0x80 8000d0a: 4835 ldr r0, [pc, #212] @ (8000de0 ) - 8000d0c: f002 fa2a bl 8003164 + 8000d0c: f002 fa7c bl 8003208 8000d10: 4603 mov r3, r0 8000d12: 2b01 cmp r3, #1 8000d14: d107 bne.n 8000d26 @@ -1615,7 +1615,7 @@ void AD5934_Process_System(void) if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) // Hardware Setup: Gain Selection (PA6) 8000d36: 2140 movs r1, #64 @ 0x40 8000d38: 4829 ldr r0, [pc, #164] @ (8000de0 ) - 8000d3a: f002 fa13 bl 8003164 + 8000d3a: f002 fa65 bl 8003208 8000d3e: 4603 mov r3, r0 8000d40: 2b01 cmp r3, #1 8000d42: d107 bne.n 8000d54 @@ -1646,7 +1646,7 @@ void AD5934_Process_System(void) if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET) // OFF = PT1000, ON = PT100, PA7 has internal pull-up and switch connects to GND 8000d64: 2180 movs r1, #128 @ 0x80 8000d66: 481e ldr r0, [pc, #120] @ (8000de0 ) - 8000d68: f002 f9fc bl 8003164 + 8000d68: f002 fa4e bl 8003208 8000d6c: 4603 mov r3, r0 8000d6e: 2b01 cmp r3, #1 8000d70: d107 bne.n 8000d82 @@ -2221,7 +2221,7 @@ void ADG715_SetRegisterValue(char value) 8001112: 2301 movs r3, #1 8001114: 2190 movs r1, #144 @ 0x90 8001116: 4804 ldr r0, [pc, #16] @ (8001128 ) - 8001118: f002 f9b0 bl 800347c + 8001118: f002 fa02 bl 8003520 800111c: 4603 mov r3, r0 800111e: 73fb strb r3, [r7, #15] @@ -2285,7 +2285,7 @@ void ADG715_SetChannels(AD5934_Channel_t channel) 800115e: 46bd mov sp, r7 8001160: bd80 pop {r7, pc} 8001162: bf00 nop - 8001164: 08006198 .word 0x08006198 + 8001164: 0800623c .word 0x0800623c 08001168 : ADC_HandleTypeDef hadc1; @@ -2343,13 +2343,13 @@ void MX_ADC1_Init(void) 80011a2: 611a str r2, [r3, #16] if (HAL_ADC_Init(&hadc1) != HAL_OK) 80011a4: 480d ldr r0, [pc, #52] @ (80011dc ) - 80011a6: f001 fa87 bl 80026b8 + 80011a6: f001 fad9 bl 800275c 80011aa: 4603 mov r3, r0 80011ac: 2b00 cmp r3, #0 80011ae: d001 beq.n 80011b4 { Error_Handler(); - 80011b0: f000 ff96 bl 80020e0 + 80011b0: f000 ffe8 bl 8002184 } /** Configure Regular Channel @@ -2367,13 +2367,13 @@ void MX_ADC1_Init(void) 80011c0: 1d3b adds r3, r7, #4 80011c2: 4619 mov r1, r3 80011c4: 4805 ldr r0, [pc, #20] @ (80011dc ) - 80011c6: f001 fb4f bl 8002868 + 80011c6: f001 fba1 bl 800290c 80011ca: 4603 mov r3, r0 80011cc: 2b00 cmp r3, #0 80011ce: d001 beq.n 80011d4 { Error_Handler(); - 80011d0: f000 ff86 bl 80020e0 + 80011d0: f000 ffd8 bl 8002184 } /* USER CODE BEGIN ADC1_Init 2 */ @@ -2440,13 +2440,13 @@ void MX_ADC2_Init(void) 800121e: 611a str r2, [r3, #16] if (HAL_ADC_Init(&hadc2) != HAL_OK) 8001220: 480d ldr r0, [pc, #52] @ (8001258 ) - 8001222: f001 fa49 bl 80026b8 + 8001222: f001 fa9b bl 800275c 8001226: 4603 mov r3, r0 8001228: 2b00 cmp r3, #0 800122a: d001 beq.n 8001230 { Error_Handler(); - 800122c: f000 ff58 bl 80020e0 + 800122c: f000 ffaa bl 8002184 } /** Configure Regular Channel @@ -2464,13 +2464,13 @@ void MX_ADC2_Init(void) 800123c: 1d3b adds r3, r7, #4 800123e: 4619 mov r1, r3 8001240: 4805 ldr r0, [pc, #20] @ (8001258 ) - 8001242: f001 fb11 bl 8002868 + 8001242: f001 fb63 bl 800290c 8001246: 4603 mov r3, r0 8001248: 2b00 cmp r3, #0 800124a: d001 beq.n 8001250 { Error_Handler(); - 800124c: f000 ff48 bl 80020e0 + 800124c: f000 ff9a bl 8002184 } /* USER CODE BEGIN ADC2_Init 2 */ @@ -2548,7 +2548,7 @@ void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle) 80012b8: f107 0318 add.w r3, r7, #24 80012bc: 4619 mov r1, r3 80012be: 4819 ldr r0, [pc, #100] @ (8001324 ) - 80012c0: f001 fdcc bl 8002e5c + 80012c0: f001 fe1e bl 8002f00 /* USER CODE BEGIN ADC2_MspInit 1 */ @@ -2594,7 +2594,7 @@ void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle) 8001308: f107 0318 add.w r3, r7, #24 800130c: 4619 mov r1, r3 800130e: 4805 ldr r0, [pc, #20] @ (8001324 ) - 8001310: f001 fda4 bl 8002e5c + 8001310: f001 fdf6 bl 8002f00 } 8001314: bf00 nop 8001316: 3728 adds r7, #40 @ 0x28 @@ -2640,7 +2640,7 @@ static void writeRegister(ADS1015_I2C *i2c, uint8_t reg, uint16_t value) { 800135c: 230a movs r3, #10 800135e: 9300 str r3, [sp, #0] 8001360: 2303 movs r3, #3 - 8001362: f002 f88b bl 800347c + 8001362: f002 f8dd bl 8003520 } 8001366: bf00 nop 8001368: 3710 adds r7, #16 @@ -2666,7 +2666,7 @@ static uint16_t readRegister(ADS1015_I2C *i2c, uint8_t reg) { 8001384: 230a movs r3, #10 8001386: 9300 str r3, [sp, #0] 8001388: 2301 movs r3, #1 - 800138a: f002 f877 bl 800347c + 800138a: f002 f8c9 bl 8003520 uint8_t pData[2] = { 0, 0 }; 800138e: 2300 movs r3, #0 8001390: 81bb strh r3, [r7, #12] @@ -2679,7 +2679,7 @@ static uint16_t readRegister(ADS1015_I2C *i2c, uint8_t reg) { 800139e: 230a movs r3, #10 80013a0: 9300 str r3, [sp, #0] 80013a2: 2302 movs r3, #2 - 80013a4: f002 f968 bl 8003678 + 80013a4: f002 f9ba bl 800371c return ((pData[0] << 8) | pData[1]); 80013a8: 7b3b ldrb r3, [r7, #12] 80013aa: b21b sxth r3, r3 @@ -3486,7 +3486,7 @@ void digital_outputs_init(void) 800189c: 1d3a adds r2, r7, #4 800189e: 4611 mov r1, r2 80018a0: 4618 mov r0, r3 - 80018a2: f001 fadb bl 8002e5c + 80018a2: f001 fb2d bl 8002f00 // Force initial state to LOW (Reset) HAL_GPIO_WritePin(output_pins[i].port, output_pins[i].pin, GPIO_PIN_SET); @@ -3500,7 +3500,7 @@ void digital_outputs_init(void) 80018b6: 889b ldrh r3, [r3, #4] 80018b8: 2201 movs r2, #1 80018ba: 4619 mov r1, r3 - 80018bc: f001 fc69 bl 8003192 + 80018bc: f001 fcbb bl 8003236 pin_states[i] = 0; 80018c0: 4a08 ldr r2, [pc, #32] @ (80018e4 ) 80018c2: 697b ldr r3, [r7, #20] @@ -3521,12862 +3521,12971 @@ void digital_outputs_init(void) 80018da: 3718 adds r7, #24 80018dc: 46bd mov sp, r7 80018de: bd80 pop {r7, pc} - 80018e0: 08006260 .word 0x08006260 + 80018e0: 08006304 .word 0x08006304 80018e4: 20000214 .word 0x20000214 -080018e8 : +080018e8 : + * @param pin Index of the pin (0 to OUTPUT_PINS_COUNT-1) + * @param state Desired state (0 = LOW, 1 = HIGH) + * @retval None + */ +void digital_outputs_set_state(digital_output_pin_t pin, uint8_t state) +{ + 80018e8: b580 push {r7, lr} + 80018ea: b084 sub sp, #16 + 80018ec: af00 add r7, sp, #0 + 80018ee: 4603 mov r3, r0 + 80018f0: 460a mov r2, r1 + 80018f2: 71fb strb r3, [r7, #7] + 80018f4: 4613 mov r3, r2 + 80018f6: 71bb strb r3, [r7, #6] + if (pin >= OUTPUT_PINS_COUNT) { + 80018f8: 79fb ldrb r3, [r7, #7] + 80018fa: 2b07 cmp r3, #7 + 80018fc: d823 bhi.n 8001946 + return; // Simple boundary protection + } + + GPIO_TypeDef* port = output_pins[pin].port; + 80018fe: 79fb ldrb r3, [r7, #7] + 8001900: 4a13 ldr r2, [pc, #76] @ (8001950 ) + 8001902: f852 3033 ldr.w r3, [r2, r3, lsl #3] + 8001906: 60fb str r3, [r7, #12] + uint16_t pin_mask = output_pins[pin].pin; + 8001908: 79fb ldrb r3, [r7, #7] + 800190a: 4a11 ldr r2, [pc, #68] @ (8001950 ) + 800190c: 00db lsls r3, r3, #3 + 800190e: 4413 add r3, r2 + 8001910: 889b ldrh r3, [r3, #4] + 8001912: 817b strh r3, [r7, #10] + + if (state) { + 8001914: 79bb ldrb r3, [r7, #6] + 8001916: 2b00 cmp r3, #0 + 8001918: d00a beq.n 8001930 + HAL_GPIO_WritePin(port, pin_mask, GPIO_PIN_RESET); + 800191a: 897b ldrh r3, [r7, #10] + 800191c: 2200 movs r2, #0 + 800191e: 4619 mov r1, r3 + 8001920: 68f8 ldr r0, [r7, #12] + 8001922: f001 fc88 bl 8003236 + pin_states[pin] = 1; + 8001926: 79fb ldrb r3, [r7, #7] + 8001928: 4a0a ldr r2, [pc, #40] @ (8001954 ) + 800192a: 2101 movs r1, #1 + 800192c: 54d1 strb r1, [r2, r3] + 800192e: e00b b.n 8001948 + } else { + HAL_GPIO_WritePin(port, pin_mask, GPIO_PIN_SET); + 8001930: 897b ldrh r3, [r7, #10] + 8001932: 2201 movs r2, #1 + 8001934: 4619 mov r1, r3 + 8001936: 68f8 ldr r0, [r7, #12] + 8001938: f001 fc7d bl 8003236 + pin_states[pin] = 0; + 800193c: 79fb ldrb r3, [r7, #7] + 800193e: 4a05 ldr r2, [pc, #20] @ (8001954 ) + 8001940: 2100 movs r1, #0 + 8001942: 54d1 strb r1, [r2, r3] + 8001944: e000 b.n 8001948 + return; // Simple boundary protection + 8001946: bf00 nop + } +} + 8001948: 3710 adds r7, #16 + 800194a: 46bd mov sp, r7 + 800194c: bd80 pop {r7, pc} + 800194e: bf00 nop + 8001950: 08006304 .word 0x08006304 + 8001954: 20000214 .word 0x20000214 + +08001958 : + * @brief Toggles the state of a specific output pin. + * @param pin Index of the pin + * @retval None + */ +void digital_outputs_toggle(digital_output_pin_t pin) +{ + 8001958: b580 push {r7, lr} + 800195a: b084 sub sp, #16 + 800195c: af00 add r7, sp, #0 + 800195e: 4603 mov r3, r0 + 8001960: 71fb strb r3, [r7, #7] + if (pin < OUTPUT_PINS_COUNT) { + 8001962: 79fb ldrb r3, [r7, #7] + 8001964: 2b07 cmp r3, #7 + 8001966: d80e bhi.n 8001986 + // Simple toggle logic using the internal state array + uint8_t new_state = !pin_states[pin]; + 8001968: 79fb ldrb r3, [r7, #7] + 800196a: 4a09 ldr r2, [pc, #36] @ (8001990 ) + 800196c: 5cd3 ldrb r3, [r2, r3] + 800196e: 2b00 cmp r3, #0 + 8001970: bf0c ite eq + 8001972: 2301 moveq r3, #1 + 8001974: 2300 movne r3, #0 + 8001976: b2db uxtb r3, r3 + 8001978: 73fb strb r3, [r7, #15] + digital_outputs_set_state(pin, new_state); + 800197a: 7bfa ldrb r2, [r7, #15] + 800197c: 79fb ldrb r3, [r7, #7] + 800197e: 4611 mov r1, r2 + 8001980: 4618 mov r0, r3 + 8001982: f7ff ffb1 bl 80018e8 + } +} + 8001986: bf00 nop + 8001988: 3710 adds r7, #16 + 800198a: 46bd mov sp, r7 + 800198c: bd80 pop {r7, pc} + 800198e: bf00 nop + 8001990: 20000214 .word 0x20000214 + +08001994 : * EXTI * Free pins are configured automatically as Analog (this feature is enabled through * the Code Generation settings) */ void MX_GPIO_Init(void) { - 80018e8: b580 push {r7, lr} - 80018ea: b088 sub sp, #32 - 80018ec: af00 add r7, sp, #0 + 8001994: b580 push {r7, lr} + 8001996: b088 sub sp, #32 + 8001998: af00 add r7, sp, #0 GPIO_InitTypeDef GPIO_InitStruct = {0}; - 80018ee: f107 0310 add.w r3, r7, #16 - 80018f2: 2200 movs r2, #0 - 80018f4: 601a str r2, [r3, #0] - 80018f6: 605a str r2, [r3, #4] - 80018f8: 609a str r2, [r3, #8] - 80018fa: 60da str r2, [r3, #12] + 800199a: f107 0310 add.w r3, r7, #16 + 800199e: 2200 movs r2, #0 + 80019a0: 601a str r2, [r3, #0] + 80019a2: 605a str r2, [r3, #4] + 80019a4: 609a str r2, [r3, #8] + 80019a6: 60da str r2, [r3, #12] /* GPIO Ports Clock Enable */ __HAL_RCC_GPIOC_CLK_ENABLE(); - 80018fc: 4b46 ldr r3, [pc, #280] @ (8001a18 ) - 80018fe: 699b ldr r3, [r3, #24] - 8001900: 4a45 ldr r2, [pc, #276] @ (8001a18 ) - 8001902: f043 0310 orr.w r3, r3, #16 - 8001906: 6193 str r3, [r2, #24] - 8001908: 4b43 ldr r3, [pc, #268] @ (8001a18 ) - 800190a: 699b ldr r3, [r3, #24] - 800190c: f003 0310 and.w r3, r3, #16 - 8001910: 60fb str r3, [r7, #12] - 8001912: 68fb ldr r3, [r7, #12] + 80019a8: 4b46 ldr r3, [pc, #280] @ (8001ac4 ) + 80019aa: 699b ldr r3, [r3, #24] + 80019ac: 4a45 ldr r2, [pc, #276] @ (8001ac4 ) + 80019ae: f043 0310 orr.w r3, r3, #16 + 80019b2: 6193 str r3, [r2, #24] + 80019b4: 4b43 ldr r3, [pc, #268] @ (8001ac4 ) + 80019b6: 699b ldr r3, [r3, #24] + 80019b8: f003 0310 and.w r3, r3, #16 + 80019bc: 60fb str r3, [r7, #12] + 80019be: 68fb ldr r3, [r7, #12] __HAL_RCC_GPIOD_CLK_ENABLE(); - 8001914: 4b40 ldr r3, [pc, #256] @ (8001a18 ) - 8001916: 699b ldr r3, [r3, #24] - 8001918: 4a3f ldr r2, [pc, #252] @ (8001a18 ) - 800191a: f043 0320 orr.w r3, r3, #32 - 800191e: 6193 str r3, [r2, #24] - 8001920: 4b3d ldr r3, [pc, #244] @ (8001a18 ) - 8001922: 699b ldr r3, [r3, #24] - 8001924: f003 0320 and.w r3, r3, #32 - 8001928: 60bb str r3, [r7, #8] - 800192a: 68bb ldr r3, [r7, #8] + 80019c0: 4b40 ldr r3, [pc, #256] @ (8001ac4 ) + 80019c2: 699b ldr r3, [r3, #24] + 80019c4: 4a3f ldr r2, [pc, #252] @ (8001ac4 ) + 80019c6: f043 0320 orr.w r3, r3, #32 + 80019ca: 6193 str r3, [r2, #24] + 80019cc: 4b3d ldr r3, [pc, #244] @ (8001ac4 ) + 80019ce: 699b ldr r3, [r3, #24] + 80019d0: f003 0320 and.w r3, r3, #32 + 80019d4: 60bb str r3, [r7, #8] + 80019d6: 68bb ldr r3, [r7, #8] __HAL_RCC_GPIOA_CLK_ENABLE(); - 800192c: 4b3a ldr r3, [pc, #232] @ (8001a18 ) - 800192e: 699b ldr r3, [r3, #24] - 8001930: 4a39 ldr r2, [pc, #228] @ (8001a18 ) - 8001932: f043 0304 orr.w r3, r3, #4 - 8001936: 6193 str r3, [r2, #24] - 8001938: 4b37 ldr r3, [pc, #220] @ (8001a18 ) - 800193a: 699b ldr r3, [r3, #24] - 800193c: f003 0304 and.w r3, r3, #4 - 8001940: 607b str r3, [r7, #4] - 8001942: 687b ldr r3, [r7, #4] + 80019d8: 4b3a ldr r3, [pc, #232] @ (8001ac4 ) + 80019da: 699b ldr r3, [r3, #24] + 80019dc: 4a39 ldr r2, [pc, #228] @ (8001ac4 ) + 80019de: f043 0304 orr.w r3, r3, #4 + 80019e2: 6193 str r3, [r2, #24] + 80019e4: 4b37 ldr r3, [pc, #220] @ (8001ac4 ) + 80019e6: 699b ldr r3, [r3, #24] + 80019e8: f003 0304 and.w r3, r3, #4 + 80019ec: 607b str r3, [r7, #4] + 80019ee: 687b ldr r3, [r7, #4] __HAL_RCC_GPIOB_CLK_ENABLE(); - 8001944: 4b34 ldr r3, [pc, #208] @ (8001a18 ) - 8001946: 699b ldr r3, [r3, #24] - 8001948: 4a33 ldr r2, [pc, #204] @ (8001a18 ) - 800194a: f043 0308 orr.w r3, r3, #8 - 800194e: 6193 str r3, [r2, #24] - 8001950: 4b31 ldr r3, [pc, #196] @ (8001a18 ) - 8001952: 699b ldr r3, [r3, #24] - 8001954: f003 0308 and.w r3, r3, #8 - 8001958: 603b str r3, [r7, #0] - 800195a: 683b ldr r3, [r7, #0] + 80019f0: 4b34 ldr r3, [pc, #208] @ (8001ac4 ) + 80019f2: 699b ldr r3, [r3, #24] + 80019f4: 4a33 ldr r2, [pc, #204] @ (8001ac4 ) + 80019f6: f043 0308 orr.w r3, r3, #8 + 80019fa: 6193 str r3, [r2, #24] + 80019fc: 4b31 ldr r3, [pc, #196] @ (8001ac4 ) + 80019fe: 699b ldr r3, [r3, #24] + 8001a00: f003 0308 and.w r3, r3, #8 + 8001a04: 603b str r3, [r7, #0] + 8001a06: 683b ldr r3, [r7, #0] /*Configure GPIO pin Output Level */ HAL_GPIO_WritePin(GPIOC, DIGI_OUT5_Pin|DIGI_OUT6_Pin|DIGI_OUT7_Pin, GPIO_PIN_RESET); - 800195c: 2200 movs r2, #0 - 800195e: f44f 4160 mov.w r1, #57344 @ 0xe000 - 8001962: 482e ldr r0, [pc, #184] @ (8001a1c ) - 8001964: f001 fc15 bl 8003192 + 8001a08: 2200 movs r2, #0 + 8001a0a: f44f 4160 mov.w r1, #57344 @ 0xe000 + 8001a0e: 482e ldr r0, [pc, #184] @ (8001ac8 ) + 8001a10: f001 fc11 bl 8003236 /*Configure GPIO pin Output Level */ HAL_GPIO_WritePin(GPIOB, DIGI_OUT0_Pin|DIGI_OUT1_Pin|DIGI_OUT2_Pin|LED_Red_Pin - 8001968: 2200 movs r2, #0 - 800196a: f240 3137 movw r1, #823 @ 0x337 - 800196e: 482c ldr r0, [pc, #176] @ (8001a20 ) - 8001970: f001 fc0f bl 8003192 + 8001a14: 2200 movs r2, #0 + 8001a16: f240 3137 movw r1, #823 @ 0x337 + 8001a1a: 482c ldr r0, [pc, #176] @ (8001acc ) + 8001a1c: f001 fc0b bl 8003236 |LED_Green_Pin|DIGI_OUT3_Pin|DIGI_OUT4_Pin, GPIO_PIN_RESET); /*Configure GPIO pin Output Level */ HAL_GPIO_WritePin(TX_EN_RS485_GPIO_Port, TX_EN_RS485_Pin, GPIO_PIN_RESET); - 8001974: 2200 movs r2, #0 - 8001976: f44f 5180 mov.w r1, #4096 @ 0x1000 - 800197a: 482a ldr r0, [pc, #168] @ (8001a24 ) - 800197c: f001 fc09 bl 8003192 + 8001a20: 2200 movs r2, #0 + 8001a22: f44f 5180 mov.w r1, #4096 @ 0x1000 + 8001a26: 482a ldr r0, [pc, #168] @ (8001ad0 ) + 8001a28: f001 fc05 bl 8003236 /*Configure GPIO pins : DIGI_OUT5_Pin DIGI_OUT6_Pin DIGI_OUT7_Pin */ GPIO_InitStruct.Pin = DIGI_OUT5_Pin|DIGI_OUT6_Pin|DIGI_OUT7_Pin; - 8001980: f44f 4360 mov.w r3, #57344 @ 0xe000 - 8001984: 613b str r3, [r7, #16] + 8001a2c: f44f 4360 mov.w r3, #57344 @ 0xe000 + 8001a30: 613b str r3, [r7, #16] GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; - 8001986: 2311 movs r3, #17 - 8001988: 617b str r3, [r7, #20] + 8001a32: 2311 movs r3, #17 + 8001a34: 617b str r3, [r7, #20] GPIO_InitStruct.Pull = GPIO_NOPULL; - 800198a: 2300 movs r3, #0 - 800198c: 61bb str r3, [r7, #24] + 8001a36: 2300 movs r3, #0 + 8001a38: 61bb str r3, [r7, #24] GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; - 800198e: 2302 movs r3, #2 - 8001990: 61fb str r3, [r7, #28] + 8001a3a: 2302 movs r3, #2 + 8001a3c: 61fb str r3, [r7, #28] HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); - 8001992: f107 0310 add.w r3, r7, #16 - 8001996: 4619 mov r1, r3 - 8001998: 4820 ldr r0, [pc, #128] @ (8001a1c ) - 800199a: f001 fa5f bl 8002e5c + 8001a3e: f107 0310 add.w r3, r7, #16 + 8001a42: 4619 mov r1, r3 + 8001a44: 4820 ldr r0, [pc, #128] @ (8001ac8 ) + 8001a46: f001 fa5b bl 8002f00 /*Configure GPIO pins : RS485_Addr0_Pin RS485_Addr1_Pin RS485_Addr2_Pin RS485_Addr3_Pin SYS_CFG0_Pin SYS_CFG1_Pin PG_RS485_Pin PG_CE_Pin PG_PH_Pin */ GPIO_InitStruct.Pin = RS485_Addr0_Pin|RS485_Addr1_Pin|RS485_Addr2_Pin|RS485_Addr3_Pin - 800199e: f648 13fc movw r3, #35324 @ 0x89fc - 80019a2: 613b str r3, [r7, #16] + 8001a4a: f648 13fc movw r3, #35324 @ 0x89fc + 8001a4e: 613b str r3, [r7, #16] |SYS_CFG0_Pin|SYS_CFG1_Pin|PG_RS485_Pin|PG_CE_Pin |PG_PH_Pin; GPIO_InitStruct.Mode = GPIO_MODE_INPUT; - 80019a4: 2300 movs r3, #0 - 80019a6: 617b str r3, [r7, #20] + 8001a50: 2300 movs r3, #0 + 8001a52: 617b str r3, [r7, #20] GPIO_InitStruct.Pull = GPIO_PULLUP; - 80019a8: 2301 movs r3, #1 - 80019aa: 61bb str r3, [r7, #24] + 8001a54: 2301 movs r3, #1 + 8001a56: 61bb str r3, [r7, #24] HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); - 80019ac: f107 0310 add.w r3, r7, #16 - 80019b0: 4619 mov r1, r3 - 80019b2: 481c ldr r0, [pc, #112] @ (8001a24 ) - 80019b4: f001 fa52 bl 8002e5c + 8001a58: f107 0310 add.w r3, r7, #16 + 8001a5c: 4619 mov r1, r3 + 8001a5e: 481c ldr r0, [pc, #112] @ (8001ad0 ) + 8001a60: f001 fa4e bl 8002f00 /*Configure GPIO pins : DIGI_OUT0_Pin DIGI_OUT1_Pin DIGI_OUT2_Pin LED_Red_Pin LED_Green_Pin DIGI_OUT3_Pin DIGI_OUT4_Pin */ GPIO_InitStruct.Pin = DIGI_OUT0_Pin|DIGI_OUT1_Pin|DIGI_OUT2_Pin|LED_Red_Pin - 80019b8: f240 3337 movw r3, #823 @ 0x337 - 80019bc: 613b str r3, [r7, #16] + 8001a64: f240 3337 movw r3, #823 @ 0x337 + 8001a68: 613b str r3, [r7, #16] |LED_Green_Pin|DIGI_OUT3_Pin|DIGI_OUT4_Pin; GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; - 80019be: 2311 movs r3, #17 - 80019c0: 617b str r3, [r7, #20] + 8001a6a: 2311 movs r3, #17 + 8001a6c: 617b str r3, [r7, #20] GPIO_InitStruct.Pull = GPIO_NOPULL; - 80019c2: 2300 movs r3, #0 - 80019c4: 61bb str r3, [r7, #24] + 8001a6e: 2300 movs r3, #0 + 8001a70: 61bb str r3, [r7, #24] GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; - 80019c6: 2302 movs r3, #2 - 80019c8: 61fb str r3, [r7, #28] + 8001a72: 2302 movs r3, #2 + 8001a74: 61fb str r3, [r7, #28] HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); - 80019ca: f107 0310 add.w r3, r7, #16 - 80019ce: 4619 mov r1, r3 - 80019d0: 4813 ldr r0, [pc, #76] @ (8001a20 ) - 80019d2: f001 fa43 bl 8002e5c + 8001a76: f107 0310 add.w r3, r7, #16 + 8001a7a: 4619 mov r1, r3 + 8001a7c: 4813 ldr r0, [pc, #76] @ (8001acc ) + 8001a7e: f001 fa3f bl 8002f00 /*Configure GPIO pins : RS485_Addr4_Pin RS485_Addr5_Pin RS485_Addr6_Pin RS485_Addr7_Pin Calib_PH_Pin */ GPIO_InitStruct.Pin = RS485_Addr4_Pin|RS485_Addr5_Pin|RS485_Addr6_Pin|RS485_Addr7_Pin - 80019d6: f24f 0308 movw r3, #61448 @ 0xf008 - 80019da: 613b str r3, [r7, #16] + 8001a82: f24f 0308 movw r3, #61448 @ 0xf008 + 8001a86: 613b str r3, [r7, #16] |Calib_PH_Pin; GPIO_InitStruct.Mode = GPIO_MODE_INPUT; - 80019dc: 2300 movs r3, #0 - 80019de: 617b str r3, [r7, #20] + 8001a88: 2300 movs r3, #0 + 8001a8a: 617b str r3, [r7, #20] GPIO_InitStruct.Pull = GPIO_PULLUP; - 80019e0: 2301 movs r3, #1 - 80019e2: 61bb str r3, [r7, #24] + 8001a8c: 2301 movs r3, #1 + 8001a8e: 61bb str r3, [r7, #24] HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); - 80019e4: f107 0310 add.w r3, r7, #16 - 80019e8: 4619 mov r1, r3 - 80019ea: 480d ldr r0, [pc, #52] @ (8001a20 ) - 80019ec: f001 fa36 bl 8002e5c + 8001a90: f107 0310 add.w r3, r7, #16 + 8001a94: 4619 mov r1, r3 + 8001a96: 480d ldr r0, [pc, #52] @ (8001acc ) + 8001a98: f001 fa32 bl 8002f00 /*Configure GPIO pin : TX_EN_RS485_Pin */ GPIO_InitStruct.Pin = TX_EN_RS485_Pin; - 80019f0: f44f 5380 mov.w r3, #4096 @ 0x1000 - 80019f4: 613b str r3, [r7, #16] + 8001a9c: f44f 5380 mov.w r3, #4096 @ 0x1000 + 8001aa0: 613b str r3, [r7, #16] GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; - 80019f6: 2301 movs r3, #1 - 80019f8: 617b str r3, [r7, #20] + 8001aa2: 2301 movs r3, #1 + 8001aa4: 617b str r3, [r7, #20] GPIO_InitStruct.Pull = GPIO_NOPULL; - 80019fa: 2300 movs r3, #0 - 80019fc: 61bb str r3, [r7, #24] + 8001aa6: 2300 movs r3, #0 + 8001aa8: 61bb str r3, [r7, #24] GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; - 80019fe: 2302 movs r3, #2 - 8001a00: 61fb str r3, [r7, #28] + 8001aaa: 2302 movs r3, #2 + 8001aac: 61fb str r3, [r7, #28] HAL_GPIO_Init(TX_EN_RS485_GPIO_Port, &GPIO_InitStruct); - 8001a02: f107 0310 add.w r3, r7, #16 - 8001a06: 4619 mov r1, r3 - 8001a08: 4806 ldr r0, [pc, #24] @ (8001a24 ) - 8001a0a: f001 fa27 bl 8002e5c + 8001aae: f107 0310 add.w r3, r7, #16 + 8001ab2: 4619 mov r1, r3 + 8001ab4: 4806 ldr r0, [pc, #24] @ (8001ad0 ) + 8001ab6: f001 fa23 bl 8002f00 } - 8001a0e: bf00 nop - 8001a10: 3720 adds r7, #32 - 8001a12: 46bd mov sp, r7 - 8001a14: bd80 pop {r7, pc} - 8001a16: bf00 nop - 8001a18: 40021000 .word 0x40021000 - 8001a1c: 40011000 .word 0x40011000 - 8001a20: 40010c00 .word 0x40010c00 - 8001a24: 40010800 .word 0x40010800 + 8001aba: bf00 nop + 8001abc: 3720 adds r7, #32 + 8001abe: 46bd mov sp, r7 + 8001ac0: bd80 pop {r7, pc} + 8001ac2: bf00 nop + 8001ac4: 40021000 .word 0x40021000 + 8001ac8: 40011000 .word 0x40011000 + 8001acc: 40010c00 .word 0x40010c00 + 8001ad0: 40010800 .word 0x40010800 -08001a28 : +08001ad4 : I2C_HandleTypeDef hi2c1; I2C_HandleTypeDef hi2c2; /* I2C1 init function */ void MX_I2C1_Init(void) { - 8001a28: b580 push {r7, lr} - 8001a2a: af00 add r7, sp, #0 + 8001ad4: b580 push {r7, lr} + 8001ad6: af00 add r7, sp, #0 /* USER CODE END I2C1_Init 0 */ /* USER CODE BEGIN I2C1_Init 1 */ /* USER CODE END I2C1_Init 1 */ hi2c1.Instance = I2C1; - 8001a2c: 4b12 ldr r3, [pc, #72] @ (8001a78 ) - 8001a2e: 4a13 ldr r2, [pc, #76] @ (8001a7c ) - 8001a30: 601a str r2, [r3, #0] + 8001ad8: 4b12 ldr r3, [pc, #72] @ (8001b24 ) + 8001ada: 4a13 ldr r2, [pc, #76] @ (8001b28 ) + 8001adc: 601a str r2, [r3, #0] hi2c1.Init.ClockSpeed = 100000; - 8001a32: 4b11 ldr r3, [pc, #68] @ (8001a78 ) - 8001a34: 4a12 ldr r2, [pc, #72] @ (8001a80 ) - 8001a36: 605a str r2, [r3, #4] + 8001ade: 4b11 ldr r3, [pc, #68] @ (8001b24 ) + 8001ae0: 4a12 ldr r2, [pc, #72] @ (8001b2c ) + 8001ae2: 605a str r2, [r3, #4] hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2; - 8001a38: 4b0f ldr r3, [pc, #60] @ (8001a78 ) - 8001a3a: 2200 movs r2, #0 - 8001a3c: 609a str r2, [r3, #8] + 8001ae4: 4b0f ldr r3, [pc, #60] @ (8001b24 ) + 8001ae6: 2200 movs r2, #0 + 8001ae8: 609a str r2, [r3, #8] hi2c1.Init.OwnAddress1 = 0; - 8001a3e: 4b0e ldr r3, [pc, #56] @ (8001a78 ) - 8001a40: 2200 movs r2, #0 - 8001a42: 60da str r2, [r3, #12] + 8001aea: 4b0e ldr r3, [pc, #56] @ (8001b24 ) + 8001aec: 2200 movs r2, #0 + 8001aee: 60da str r2, [r3, #12] hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT; - 8001a44: 4b0c ldr r3, [pc, #48] @ (8001a78 ) - 8001a46: f44f 4280 mov.w r2, #16384 @ 0x4000 - 8001a4a: 611a str r2, [r3, #16] + 8001af0: 4b0c ldr r3, [pc, #48] @ (8001b24 ) + 8001af2: f44f 4280 mov.w r2, #16384 @ 0x4000 + 8001af6: 611a str r2, [r3, #16] hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE; - 8001a4c: 4b0a ldr r3, [pc, #40] @ (8001a78 ) - 8001a4e: 2200 movs r2, #0 - 8001a50: 615a str r2, [r3, #20] + 8001af8: 4b0a ldr r3, [pc, #40] @ (8001b24 ) + 8001afa: 2200 movs r2, #0 + 8001afc: 615a str r2, [r3, #20] hi2c1.Init.OwnAddress2 = 0; - 8001a52: 4b09 ldr r3, [pc, #36] @ (8001a78 ) - 8001a54: 2200 movs r2, #0 - 8001a56: 619a str r2, [r3, #24] + 8001afe: 4b09 ldr r3, [pc, #36] @ (8001b24 ) + 8001b00: 2200 movs r2, #0 + 8001b02: 619a str r2, [r3, #24] hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE; - 8001a58: 4b07 ldr r3, [pc, #28] @ (8001a78 ) - 8001a5a: 2200 movs r2, #0 - 8001a5c: 61da str r2, [r3, #28] + 8001b04: 4b07 ldr r3, [pc, #28] @ (8001b24 ) + 8001b06: 2200 movs r2, #0 + 8001b08: 61da str r2, [r3, #28] hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE; - 8001a5e: 4b06 ldr r3, [pc, #24] @ (8001a78 ) - 8001a60: 2200 movs r2, #0 - 8001a62: 621a str r2, [r3, #32] + 8001b0a: 4b06 ldr r3, [pc, #24] @ (8001b24 ) + 8001b0c: 2200 movs r2, #0 + 8001b0e: 621a str r2, [r3, #32] if (HAL_I2C_Init(&hi2c1) != HAL_OK) - 8001a64: 4804 ldr r0, [pc, #16] @ (8001a78 ) - 8001a66: f001 fbc5 bl 80031f4 - 8001a6a: 4603 mov r3, r0 - 8001a6c: 2b00 cmp r3, #0 - 8001a6e: d001 beq.n 8001a74 + 8001b10: 4804 ldr r0, [pc, #16] @ (8001b24 ) + 8001b12: f001 fbc1 bl 8003298 + 8001b16: 4603 mov r3, r0 + 8001b18: 2b00 cmp r3, #0 + 8001b1a: d001 beq.n 8001b20 { Error_Handler(); - 8001a70: f000 fb36 bl 80020e0 + 8001b1c: f000 fb32 bl 8002184 } /* USER CODE BEGIN I2C1_Init 2 */ /* USER CODE END I2C1_Init 2 */ } - 8001a74: bf00 nop - 8001a76: bd80 pop {r7, pc} - 8001a78: 2000021c .word 0x2000021c - 8001a7c: 40005400 .word 0x40005400 - 8001a80: 000186a0 .word 0x000186a0 + 8001b20: bf00 nop + 8001b22: bd80 pop {r7, pc} + 8001b24: 2000021c .word 0x2000021c + 8001b28: 40005400 .word 0x40005400 + 8001b2c: 000186a0 .word 0x000186a0 -08001a84 : +08001b30 : /* I2C2 init function */ void MX_I2C2_Init(void) { - 8001a84: b580 push {r7, lr} - 8001a86: af00 add r7, sp, #0 + 8001b30: b580 push {r7, lr} + 8001b32: af00 add r7, sp, #0 /* USER CODE END I2C2_Init 0 */ /* USER CODE BEGIN I2C2_Init 1 */ /* USER CODE END I2C2_Init 1 */ hi2c2.Instance = I2C2; - 8001a88: 4b12 ldr r3, [pc, #72] @ (8001ad4 ) - 8001a8a: 4a13 ldr r2, [pc, #76] @ (8001ad8 ) - 8001a8c: 601a str r2, [r3, #0] + 8001b34: 4b12 ldr r3, [pc, #72] @ (8001b80 ) + 8001b36: 4a13 ldr r2, [pc, #76] @ (8001b84 ) + 8001b38: 601a str r2, [r3, #0] hi2c2.Init.ClockSpeed = 100000; - 8001a8e: 4b11 ldr r3, [pc, #68] @ (8001ad4 ) - 8001a90: 4a12 ldr r2, [pc, #72] @ (8001adc ) - 8001a92: 605a str r2, [r3, #4] + 8001b3a: 4b11 ldr r3, [pc, #68] @ (8001b80 ) + 8001b3c: 4a12 ldr r2, [pc, #72] @ (8001b88 ) + 8001b3e: 605a str r2, [r3, #4] hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2; - 8001a94: 4b0f ldr r3, [pc, #60] @ (8001ad4 ) - 8001a96: 2200 movs r2, #0 - 8001a98: 609a str r2, [r3, #8] + 8001b40: 4b0f ldr r3, [pc, #60] @ (8001b80 ) + 8001b42: 2200 movs r2, #0 + 8001b44: 609a str r2, [r3, #8] hi2c2.Init.OwnAddress1 = 0; - 8001a9a: 4b0e ldr r3, [pc, #56] @ (8001ad4 ) - 8001a9c: 2200 movs r2, #0 - 8001a9e: 60da str r2, [r3, #12] + 8001b46: 4b0e ldr r3, [pc, #56] @ (8001b80 ) + 8001b48: 2200 movs r2, #0 + 8001b4a: 60da str r2, [r3, #12] hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT; - 8001aa0: 4b0c ldr r3, [pc, #48] @ (8001ad4 ) - 8001aa2: f44f 4280 mov.w r2, #16384 @ 0x4000 - 8001aa6: 611a str r2, [r3, #16] + 8001b4c: 4b0c ldr r3, [pc, #48] @ (8001b80 ) + 8001b4e: f44f 4280 mov.w r2, #16384 @ 0x4000 + 8001b52: 611a str r2, [r3, #16] hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE; - 8001aa8: 4b0a ldr r3, [pc, #40] @ (8001ad4 ) - 8001aaa: 2200 movs r2, #0 - 8001aac: 615a str r2, [r3, #20] + 8001b54: 4b0a ldr r3, [pc, #40] @ (8001b80 ) + 8001b56: 2200 movs r2, #0 + 8001b58: 615a str r2, [r3, #20] hi2c2.Init.OwnAddress2 = 0; - 8001aae: 4b09 ldr r3, [pc, #36] @ (8001ad4 ) - 8001ab0: 2200 movs r2, #0 - 8001ab2: 619a str r2, [r3, #24] + 8001b5a: 4b09 ldr r3, [pc, #36] @ (8001b80 ) + 8001b5c: 2200 movs r2, #0 + 8001b5e: 619a str r2, [r3, #24] hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE; - 8001ab4: 4b07 ldr r3, [pc, #28] @ (8001ad4 ) - 8001ab6: 2200 movs r2, #0 - 8001ab8: 61da str r2, [r3, #28] + 8001b60: 4b07 ldr r3, [pc, #28] @ (8001b80 ) + 8001b62: 2200 movs r2, #0 + 8001b64: 61da str r2, [r3, #28] hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE; - 8001aba: 4b06 ldr r3, [pc, #24] @ (8001ad4 ) - 8001abc: 2200 movs r2, #0 - 8001abe: 621a str r2, [r3, #32] + 8001b66: 4b06 ldr r3, [pc, #24] @ (8001b80 ) + 8001b68: 2200 movs r2, #0 + 8001b6a: 621a str r2, [r3, #32] if (HAL_I2C_Init(&hi2c2) != HAL_OK) - 8001ac0: 4804 ldr r0, [pc, #16] @ (8001ad4 ) - 8001ac2: f001 fb97 bl 80031f4 - 8001ac6: 4603 mov r3, r0 - 8001ac8: 2b00 cmp r3, #0 - 8001aca: d001 beq.n 8001ad0 + 8001b6c: 4804 ldr r0, [pc, #16] @ (8001b80 ) + 8001b6e: f001 fb93 bl 8003298 + 8001b72: 4603 mov r3, r0 + 8001b74: 2b00 cmp r3, #0 + 8001b76: d001 beq.n 8001b7c { Error_Handler(); - 8001acc: f000 fb08 bl 80020e0 + 8001b78: f000 fb04 bl 8002184 } /* USER CODE BEGIN I2C2_Init 2 */ /* USER CODE END I2C2_Init 2 */ } - 8001ad0: bf00 nop - 8001ad2: bd80 pop {r7, pc} - 8001ad4: 20000270 .word 0x20000270 - 8001ad8: 40005800 .word 0x40005800 - 8001adc: 000186a0 .word 0x000186a0 + 8001b7c: bf00 nop + 8001b7e: bd80 pop {r7, pc} + 8001b80: 20000270 .word 0x20000270 + 8001b84: 40005800 .word 0x40005800 + 8001b88: 000186a0 .word 0x000186a0 -08001ae0 : +08001b8c : void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle) { - 8001ae0: b580 push {r7, lr} - 8001ae2: b08a sub sp, #40 @ 0x28 - 8001ae4: af00 add r7, sp, #0 - 8001ae6: 6078 str r0, [r7, #4] + 8001b8c: b580 push {r7, lr} + 8001b8e: b08a sub sp, #40 @ 0x28 + 8001b90: af00 add r7, sp, #0 + 8001b92: 6078 str r0, [r7, #4] GPIO_InitTypeDef GPIO_InitStruct = {0}; - 8001ae8: f107 0318 add.w r3, r7, #24 - 8001aec: 2200 movs r2, #0 - 8001aee: 601a str r2, [r3, #0] - 8001af0: 605a str r2, [r3, #4] - 8001af2: 609a str r2, [r3, #8] - 8001af4: 60da str r2, [r3, #12] + 8001b94: f107 0318 add.w r3, r7, #24 + 8001b98: 2200 movs r2, #0 + 8001b9a: 601a str r2, [r3, #0] + 8001b9c: 605a str r2, [r3, #4] + 8001b9e: 609a str r2, [r3, #8] + 8001ba0: 60da str r2, [r3, #12] if(i2cHandle->Instance==I2C1) - 8001af6: 687b ldr r3, [r7, #4] - 8001af8: 681b ldr r3, [r3, #0] - 8001afa: 4a2b ldr r2, [pc, #172] @ (8001ba8 ) - 8001afc: 4293 cmp r3, r2 - 8001afe: d124 bne.n 8001b4a + 8001ba2: 687b ldr r3, [r7, #4] + 8001ba4: 681b ldr r3, [r3, #0] + 8001ba6: 4a2b ldr r2, [pc, #172] @ (8001c54 ) + 8001ba8: 4293 cmp r3, r2 + 8001baa: d124 bne.n 8001bf6 { /* USER CODE BEGIN I2C1_MspInit 0 */ /* USER CODE END I2C1_MspInit 0 */ __HAL_RCC_GPIOB_CLK_ENABLE(); - 8001b00: 4b2a ldr r3, [pc, #168] @ (8001bac ) - 8001b02: 699b ldr r3, [r3, #24] - 8001b04: 4a29 ldr r2, [pc, #164] @ (8001bac ) - 8001b06: f043 0308 orr.w r3, r3, #8 - 8001b0a: 6193 str r3, [r2, #24] - 8001b0c: 4b27 ldr r3, [pc, #156] @ (8001bac ) - 8001b0e: 699b ldr r3, [r3, #24] - 8001b10: f003 0308 and.w r3, r3, #8 - 8001b14: 617b str r3, [r7, #20] - 8001b16: 697b ldr r3, [r7, #20] + 8001bac: 4b2a ldr r3, [pc, #168] @ (8001c58 ) + 8001bae: 699b ldr r3, [r3, #24] + 8001bb0: 4a29 ldr r2, [pc, #164] @ (8001c58 ) + 8001bb2: f043 0308 orr.w r3, r3, #8 + 8001bb6: 6193 str r3, [r2, #24] + 8001bb8: 4b27 ldr r3, [pc, #156] @ (8001c58 ) + 8001bba: 699b ldr r3, [r3, #24] + 8001bbc: f003 0308 and.w r3, r3, #8 + 8001bc0: 617b str r3, [r7, #20] + 8001bc2: 697b ldr r3, [r7, #20] /**I2C1 GPIO Configuration PB6 ------> I2C1_SCL PB7 ------> I2C1_SDA */ GPIO_InitStruct.Pin = I2C1_SCL_PH_Pin|I2C1_SDA_PH_Pin; - 8001b18: 23c0 movs r3, #192 @ 0xc0 - 8001b1a: 61bb str r3, [r7, #24] + 8001bc4: 23c0 movs r3, #192 @ 0xc0 + 8001bc6: 61bb str r3, [r7, #24] GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; - 8001b1c: 2312 movs r3, #18 - 8001b1e: 61fb str r3, [r7, #28] + 8001bc8: 2312 movs r3, #18 + 8001bca: 61fb str r3, [r7, #28] GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; - 8001b20: 2302 movs r3, #2 - 8001b22: 627b str r3, [r7, #36] @ 0x24 + 8001bcc: 2302 movs r3, #2 + 8001bce: 627b str r3, [r7, #36] @ 0x24 HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); - 8001b24: f107 0318 add.w r3, r7, #24 - 8001b28: 4619 mov r1, r3 - 8001b2a: 4821 ldr r0, [pc, #132] @ (8001bb0 ) - 8001b2c: f001 f996 bl 8002e5c + 8001bd0: f107 0318 add.w r3, r7, #24 + 8001bd4: 4619 mov r1, r3 + 8001bd6: 4821 ldr r0, [pc, #132] @ (8001c5c ) + 8001bd8: f001 f992 bl 8002f00 /* I2C1 clock enable */ __HAL_RCC_I2C1_CLK_ENABLE(); - 8001b30: 4b1e ldr r3, [pc, #120] @ (8001bac ) - 8001b32: 69db ldr r3, [r3, #28] - 8001b34: 4a1d ldr r2, [pc, #116] @ (8001bac ) - 8001b36: f443 1300 orr.w r3, r3, #2097152 @ 0x200000 - 8001b3a: 61d3 str r3, [r2, #28] - 8001b3c: 4b1b ldr r3, [pc, #108] @ (8001bac ) - 8001b3e: 69db ldr r3, [r3, #28] - 8001b40: f403 1300 and.w r3, r3, #2097152 @ 0x200000 - 8001b44: 613b str r3, [r7, #16] - 8001b46: 693b ldr r3, [r7, #16] + 8001bdc: 4b1e ldr r3, [pc, #120] @ (8001c58 ) + 8001bde: 69db ldr r3, [r3, #28] + 8001be0: 4a1d ldr r2, [pc, #116] @ (8001c58 ) + 8001be2: f443 1300 orr.w r3, r3, #2097152 @ 0x200000 + 8001be6: 61d3 str r3, [r2, #28] + 8001be8: 4b1b ldr r3, [pc, #108] @ (8001c58 ) + 8001bea: 69db ldr r3, [r3, #28] + 8001bec: f403 1300 and.w r3, r3, #2097152 @ 0x200000 + 8001bf0: 613b str r3, [r7, #16] + 8001bf2: 693b ldr r3, [r7, #16] __HAL_RCC_I2C2_CLK_ENABLE(); /* USER CODE BEGIN I2C2_MspInit 1 */ /* USER CODE END I2C2_MspInit 1 */ } } - 8001b48: e029 b.n 8001b9e + 8001bf4: e029 b.n 8001c4a else if(i2cHandle->Instance==I2C2) - 8001b4a: 687b ldr r3, [r7, #4] - 8001b4c: 681b ldr r3, [r3, #0] - 8001b4e: 4a19 ldr r2, [pc, #100] @ (8001bb4 ) - 8001b50: 4293 cmp r3, r2 - 8001b52: d124 bne.n 8001b9e + 8001bf6: 687b ldr r3, [r7, #4] + 8001bf8: 681b ldr r3, [r3, #0] + 8001bfa: 4a19 ldr r2, [pc, #100] @ (8001c60 ) + 8001bfc: 4293 cmp r3, r2 + 8001bfe: d124 bne.n 8001c4a __HAL_RCC_GPIOB_CLK_ENABLE(); - 8001b54: 4b15 ldr r3, [pc, #84] @ (8001bac ) - 8001b56: 699b ldr r3, [r3, #24] - 8001b58: 4a14 ldr r2, [pc, #80] @ (8001bac ) - 8001b5a: f043 0308 orr.w r3, r3, #8 - 8001b5e: 6193 str r3, [r2, #24] - 8001b60: 4b12 ldr r3, [pc, #72] @ (8001bac ) - 8001b62: 699b ldr r3, [r3, #24] - 8001b64: f003 0308 and.w r3, r3, #8 - 8001b68: 60fb str r3, [r7, #12] - 8001b6a: 68fb ldr r3, [r7, #12] + 8001c00: 4b15 ldr r3, [pc, #84] @ (8001c58 ) + 8001c02: 699b ldr r3, [r3, #24] + 8001c04: 4a14 ldr r2, [pc, #80] @ (8001c58 ) + 8001c06: f043 0308 orr.w r3, r3, #8 + 8001c0a: 6193 str r3, [r2, #24] + 8001c0c: 4b12 ldr r3, [pc, #72] @ (8001c58 ) + 8001c0e: 699b ldr r3, [r3, #24] + 8001c10: f003 0308 and.w r3, r3, #8 + 8001c14: 60fb str r3, [r7, #12] + 8001c16: 68fb ldr r3, [r7, #12] GPIO_InitStruct.Pin = I2C2_SCL_CE_Pin|I2C2_SDA_CE_Pin; - 8001b6c: f44f 6340 mov.w r3, #3072 @ 0xc00 - 8001b70: 61bb str r3, [r7, #24] + 8001c18: f44f 6340 mov.w r3, #3072 @ 0xc00 + 8001c1c: 61bb str r3, [r7, #24] GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; - 8001b72: 2312 movs r3, #18 - 8001b74: 61fb str r3, [r7, #28] + 8001c1e: 2312 movs r3, #18 + 8001c20: 61fb str r3, [r7, #28] GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; - 8001b76: 2302 movs r3, #2 - 8001b78: 627b str r3, [r7, #36] @ 0x24 + 8001c22: 2302 movs r3, #2 + 8001c24: 627b str r3, [r7, #36] @ 0x24 HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); - 8001b7a: f107 0318 add.w r3, r7, #24 - 8001b7e: 4619 mov r1, r3 - 8001b80: 480b ldr r0, [pc, #44] @ (8001bb0 ) - 8001b82: f001 f96b bl 8002e5c + 8001c26: f107 0318 add.w r3, r7, #24 + 8001c2a: 4619 mov r1, r3 + 8001c2c: 480b ldr r0, [pc, #44] @ (8001c5c ) + 8001c2e: f001 f967 bl 8002f00 __HAL_RCC_I2C2_CLK_ENABLE(); - 8001b86: 4b09 ldr r3, [pc, #36] @ (8001bac ) - 8001b88: 69db ldr r3, [r3, #28] - 8001b8a: 4a08 ldr r2, [pc, #32] @ (8001bac ) - 8001b8c: f443 0380 orr.w r3, r3, #4194304 @ 0x400000 - 8001b90: 61d3 str r3, [r2, #28] - 8001b92: 4b06 ldr r3, [pc, #24] @ (8001bac ) - 8001b94: 69db ldr r3, [r3, #28] - 8001b96: f403 0380 and.w r3, r3, #4194304 @ 0x400000 - 8001b9a: 60bb str r3, [r7, #8] - 8001b9c: 68bb ldr r3, [r7, #8] + 8001c32: 4b09 ldr r3, [pc, #36] @ (8001c58 ) + 8001c34: 69db ldr r3, [r3, #28] + 8001c36: 4a08 ldr r2, [pc, #32] @ (8001c58 ) + 8001c38: f443 0380 orr.w r3, r3, #4194304 @ 0x400000 + 8001c3c: 61d3 str r3, [r2, #28] + 8001c3e: 4b06 ldr r3, [pc, #24] @ (8001c58 ) + 8001c40: 69db ldr r3, [r3, #28] + 8001c42: f403 0380 and.w r3, r3, #4194304 @ 0x400000 + 8001c46: 60bb str r3, [r7, #8] + 8001c48: 68bb ldr r3, [r7, #8] } - 8001b9e: bf00 nop - 8001ba0: 3728 adds r7, #40 @ 0x28 - 8001ba2: 46bd mov sp, r7 - 8001ba4: bd80 pop {r7, pc} - 8001ba6: bf00 nop - 8001ba8: 40005400 .word 0x40005400 - 8001bac: 40021000 .word 0x40021000 - 8001bb0: 40010c00 .word 0x40010c00 - 8001bb4: 40005800 .word 0x40005800 + 8001c4a: bf00 nop + 8001c4c: 3728 adds r7, #40 @ 0x28 + 8001c4e: 46bd mov sp, r7 + 8001c50: bd80 pop {r7, pc} + 8001c52: bf00 nop + 8001c54: 40005400 .word 0x40005400 + 8001c58: 40021000 .word 0x40021000 + 8001c5c: 40010c00 .word 0x40010c00 + 8001c60: 40005800 .word 0x40005800 -08001bb8
: +08001c64
: /** * @brief The application entry point. * @retval int */ int main(void) { - 8001bb8: b580 push {r7, lr} - 8001bba: b08c sub sp, #48 @ 0x30 - 8001bbc: af00 add r7, sp, #0 + 8001c64: b580 push {r7, lr} + 8001c66: b08c sub sp, #48 @ 0x30 + 8001c68: af00 add r7, sp, #0 /* USER CODE BEGIN 1 */ uint8_t tempString[15] = {0}; - 8001bbe: 1d3b adds r3, r7, #4 - 8001bc0: 2200 movs r2, #0 - 8001bc2: 601a str r2, [r3, #0] - 8001bc4: 605a str r2, [r3, #4] - 8001bc6: 609a str r2, [r3, #8] - 8001bc8: f8c3 200b str.w r2, [r3, #11] + 8001c6a: f107 0308 add.w r3, r7, #8 + 8001c6e: 2200 movs r2, #0 + 8001c70: 601a str r2, [r3, #0] + 8001c72: 605a str r2, [r3, #4] + 8001c74: 609a str r2, [r3, #8] + 8001c76: f8c3 200b str.w r2, [r3, #11] uint8_t averages = 0; - 8001bcc: 2300 movs r3, #0 - 8001bce: f887 302f strb.w r3, [r7, #47] @ 0x2f + 8001c7a: 2300 movs r3, #0 + 8001c7c: f887 302f strb.w r3, [r7, #47] @ 0x2f uint8_t newline = '\n'; - 8001bd2: 230a movs r3, #10 - 8001bd4: 70fb strb r3, [r7, #3] + 8001c80: 230a movs r3, #10 + 8001c82: 71fb strb r3, [r7, #7] // Variables for timing uint32_t previous_millis_green = 0; - 8001bd6: 2300 movs r3, #0 - 8001bd8: 62bb str r3, [r7, #40] @ 0x28 + 8001c84: 2300 movs r3, #0 + 8001c86: 62bb str r3, [r7, #40] @ 0x28 uint32_t previous_millis_red = 0; - 8001bda: 2300 movs r3, #0 - 8001bdc: 627b str r3, [r7, #36] @ 0x24 + 8001c88: 2300 movs r3, #0 + 8001c8a: 627b str r3, [r7, #36] @ 0x24 /* USER CODE END 1 */ /* MCU Configuration--------------------------------------------------------*/ /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ HAL_Init(); - 8001bde: f000 fd09 bl 80025f4 + 8001c8c: f000 fd04 bl 8002698 /* USER CODE BEGIN Init */ /* USER CODE END Init */ /* Configure the system clock */ SystemClock_Config(); - 8001be2: f000 f949 bl 8001e78 + 8001c90: f000 f944 bl 8001f1c /* USER CODE BEGIN SysInit */ /* USER CODE END SysInit */ /* Initialize all configured peripherals */ MX_GPIO_Init(); - 8001be6: f7ff fe7f bl 80018e8 + 8001c94: f7ff fe7e bl 8001994 MX_ADC1_Init(); - 8001bea: f7ff fabd bl 8001168 + 8001c98: f7ff fa66 bl 8001168 MX_ADC2_Init(); - 8001bee: f7ff faf9 bl 80011e4 + 8001c9c: f7ff faa2 bl 80011e4 MX_I2C1_Init(); - 8001bf2: f7ff ff19 bl 8001a28 + 8001ca0: f7ff ff18 bl 8001ad4 MX_I2C2_Init(); - 8001bf6: f7ff ff45 bl 8001a84 + 8001ca4: f7ff ff44 bl 8001b30 MX_USART1_UART_Init(); - 8001bfa: f000 fc57 bl 80024ac + 8001ca8: f000 fc52 bl 8002550 MX_TIM3_Init(); - 8001bfe: f000 fbe1 bl 80023c4 + 8001cac: f000 fbdc bl 8002468 /* USER CODE BEGIN 2 */ HAL_TIM_Base_Start_IT(&htim3); - 8001c02: 488e ldr r0, [pc, #568] @ (8001e3c ) - 8001c04: f003 f842 bl 8004c8c + 8001cb0: 488b ldr r0, [pc, #556] @ (8001ee0 ) + 8001cb2: f003 f83d bl 8004d30 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); // LED Green Off - 8001c08: 2201 movs r2, #1 - 8001c0a: 2110 movs r1, #16 - 8001c0c: 488c ldr r0, [pc, #560] @ (8001e40 ) - 8001c0e: f001 fac0 bl 8003192 + 8001cb6: 2201 movs r2, #1 + 8001cb8: 2110 movs r1, #16 + 8001cba: 488a ldr r0, [pc, #552] @ (8001ee4 ) + 8001cbc: f001 fabb bl 8003236 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET); // LED Red Off - 8001c12: 2201 movs r2, #1 - 8001c14: 2120 movs r1, #32 - 8001c16: 488a ldr r0, [pc, #552] @ (8001e40 ) - 8001c18: f001 fabb bl 8003192 + 8001cc0: 2201 movs r2, #1 + 8001cc2: 2120 movs r1, #32 + 8001cc4: 4887 ldr r0, [pc, #540] @ (8001ee4 ) + 8001cc6: f001 fab6 bl 8003236 digital_outputs_init(); - 8001c1c: f7ff fe22 bl 8001864 + 8001cca: f7ff fdcb bl 8001864 rs485_init(); - 8001c20: f000 fa70 bl 8002104 + 8001cce: f000 fa6b bl 80021a8 ADS1015_Init(); // Initializes pH Measurement - 8001c24: f7ff fbce bl 80013c4 + 8001cd2: f7ff fb77 bl 80013c4 AD5934_Init(); // Initializes CE and RTD Measurement - 8001c28: f7fe fe1c bl 8000864 + 8001cd6: f7fe fdc5 bl 8000864 /* USER CODE END 2 */ /* Infinite loop */ /* USER CODE BEGIN WHILE */ while(averages<15) - 8001c2c: e02c b.n 8001c88 + 8001cda: e02d b.n 8001d38 { AD5934_Process_System(); - 8001c2e: f7fe ffb9 bl 8000ba4 + 8001cdc: f7fe ff62 bl 8000ba4 ADS1015_Process_System(); - 8001c32: f7ff fc25 bl 8001480 + 8001ce0: f7ff fbce bl 8001480 current_millis = g_ms_counter; - 8001c36: 4b83 ldr r3, [pc, #524] @ (8001e44 ) - 8001c38: 681b ldr r3, [r3, #0] - 8001c3a: 623b str r3, [r7, #32] + 8001ce4: 4b80 ldr r3, [pc, #512] @ (8001ee8 ) + 8001ce6: 681b ldr r3, [r3, #0] + 8001ce8: 623b str r3, [r7, #32] if((current_millis % 20) == 0) // Send data each 20ms - 8001c3c: 6a39 ldr r1, [r7, #32] - 8001c3e: 4b82 ldr r3, [pc, #520] @ (8001e48 ) - 8001c40: fba3 2301 umull r2, r3, r3, r1 - 8001c44: 091a lsrs r2, r3, #4 - 8001c46: 4613 mov r3, r2 - 8001c48: 009b lsls r3, r3, #2 - 8001c4a: 4413 add r3, r2 - 8001c4c: 009b lsls r3, r3, #2 - 8001c4e: 1aca subs r2, r1, r3 - 8001c50: 2a00 cmp r2, #0 - 8001c52: d119 bne.n 8001c88 + 8001cea: 6a39 ldr r1, [r7, #32] + 8001cec: 4b7f ldr r3, [pc, #508] @ (8001eec ) + 8001cee: fba3 2301 umull r2, r3, r3, r1 + 8001cf2: 091a lsrs r2, r3, #4 + 8001cf4: 4613 mov r3, r2 + 8001cf6: 009b lsls r3, r3, #2 + 8001cf8: 4413 add r3, r2 + 8001cfa: 009b lsls r3, r3, #2 + 8001cfc: 1aca subs r2, r1, r3 + 8001cfe: 2a00 cmp r2, #0 + 8001d00: d11a bne.n 8001d38 { if (g_ref_filter.value_valid) // Reference Resistor on Board: 100 Ohms or 1000 Ohms - 8001c54: 4b7d ldr r3, [pc, #500] @ (8001e4c ) - 8001c56: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 8001c5a: 2b00 cmp r3, #0 - 8001c5c: d014 beq.n 8001c88 + 8001d02: 4b7b ldr r3, [pc, #492] @ (8001ef0 ) + 8001d04: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 8001d08: 2b00 cmp r3, #0 + 8001d0a: d015 beq.n 8001d38 { reference_resistor = g_ref_filter.filtered_value; - 8001c5e: 4b7b ldr r3, [pc, #492] @ (8001e4c ) - 8001c60: 6b9b ldr r3, [r3, #56] @ 0x38 - 8001c62: 4a7b ldr r2, [pc, #492] @ (8001e50 ) - 8001c64: 6013 str r3, [r2, #0] + 8001d0c: 4b78 ldr r3, [pc, #480] @ (8001ef0 ) + 8001d0e: 6b9b ldr r3, [r3, #56] @ 0x38 + 8001d10: 4a78 ldr r2, [pc, #480] @ (8001ef4 ) + 8001d12: 6013 str r3, [r2, #0] uint16_t reference_final = AD5934_REF_OUT_SCALE_MAX - AD5934_Compress_To_IntScale(g_ref_filter.filtered_value, current_ref_mux); - 8001c66: 4b79 ldr r3, [pc, #484] @ (8001e4c ) - 8001c68: 6b9b ldr r3, [r3, #56] @ 0x38 - 8001c6a: 4a7a ldr r2, [pc, #488] @ (8001e54 ) - 8001c6c: 7812 ldrb r2, [r2, #0] - 8001c6e: 4611 mov r1, r2 - 8001c70: 4618 mov r0, r3 - 8001c72: f7fe ff09 bl 8000a88 - 8001c76: 4603 mov r3, r0 - 8001c78: f5c3 5380 rsb r3, r3, #4096 @ 0x1000 - 8001c7c: 82fb strh r3, [r7, #22] + 8001d14: 4b76 ldr r3, [pc, #472] @ (8001ef0 ) + 8001d16: 6b9b ldr r3, [r3, #56] @ 0x38 + 8001d18: 4a77 ldr r2, [pc, #476] @ (8001ef8 ) + 8001d1a: 7812 ldrb r2, [r2, #0] + 8001d1c: 4611 mov r1, r2 + 8001d1e: 4618 mov r0, r3 + 8001d20: f7fe feb2 bl 8000a88 + 8001d24: 4603 mov r3, r0 + 8001d26: f5c3 637f rsb r3, r3, #4080 @ 0xff0 + 8001d2a: 330f adds r3, #15 + 8001d2c: 833b strh r3, [r7, #24] averages++; - 8001c7e: f897 302f ldrb.w r3, [r7, #47] @ 0x2f - 8001c82: 3301 adds r3, #1 - 8001c84: f887 302f strb.w r3, [r7, #47] @ 0x2f + 8001d2e: f897 302f ldrb.w r3, [r7, #47] @ 0x2f + 8001d32: 3301 adds r3, #1 + 8001d34: f887 302f strb.w r3, [r7, #47] @ 0x2f while(averages<15) - 8001c88: f897 302f ldrb.w r3, [r7, #47] @ 0x2f - 8001c8c: 2b0e cmp r3, #14 - 8001c8e: d9ce bls.n 8001c2e + 8001d38: f897 302f ldrb.w r3, [r7, #47] @ 0x2f + 8001d3c: 2b0e cmp r3, #14 + 8001d3e: d9cd bls.n 8001cdc + } + } + } + + digital_outputs_toggle(0); + 8001d40: 2000 movs r0, #0 + 8001d42: f7ff fe09 bl 8001958 + digital_outputs_toggle(1); + 8001d46: 2001 movs r0, #1 + 8001d48: f7ff fe06 bl 8001958 + digital_outputs_toggle(2); + 8001d4c: 2002 movs r0, #2 + 8001d4e: f7ff fe03 bl 8001958 + digital_outputs_toggle(3); + 8001d52: 2003 movs r0, #3 + 8001d54: f7ff fe00 bl 8001958 + digital_outputs_toggle(4); + 8001d58: 2004 movs r0, #4 + 8001d5a: f7ff fdfd bl 8001958 + digital_outputs_toggle(5); + 8001d5e: 2005 movs r0, #5 + 8001d60: f7ff fdfa bl 8001958 + digital_outputs_toggle(6); + 8001d64: 2006 movs r0, #6 + 8001d66: f7ff fdf7 bl 8001958 + digital_outputs_toggle(7); + 8001d6a: 2007 movs r0, #7 + 8001d6c: f7ff fdf4 bl 8001958 + while (1) { - AD5934_Process_System(); - 8001c90: f7fe ff88 bl 8000ba4 + 8001d70: f7fe ff18 bl 8000ba4 ADS1015_Process_System(); - 8001c94: f7ff fbf4 bl 8001480 + 8001d74: f7ff fb84 bl 8001480 current_millis = g_ms_counter; - 8001c98: 4b6a ldr r3, [pc, #424] @ (8001e44 ) - 8001c9a: 681b ldr r3, [r3, #0] - 8001c9c: 623b str r3, [r7, #32] + 8001d78: 4b5b ldr r3, [pc, #364] @ (8001ee8 ) + 8001d7a: 681b ldr r3, [r3, #0] + 8001d7c: 623b str r3, [r7, #32] - if((current_millis % 100) == 0) // Send data each 100ms - 8001c9e: 6a3a ldr r2, [r7, #32] - 8001ca0: 4b6d ldr r3, [pc, #436] @ (8001e58 ) - 8001ca2: fba3 1302 umull r1, r3, r3, r2 - 8001ca6: 095b lsrs r3, r3, #5 - 8001ca8: 2164 movs r1, #100 @ 0x64 - 8001caa: fb01 f303 mul.w r3, r1, r3 - 8001cae: 1ad3 subs r3, r2, r3 - 8001cb0: 2b00 cmp r3, #0 - 8001cb2: f040 80b4 bne.w 8001e1e - { - - if (g_ref_filter.value_valid) // Reference Resistor on Board: 100 Ohms or 1000 Ohms - 8001cb6: 4b65 ldr r3, [pc, #404] @ (8001e4c ) - 8001cb8: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 8001cbc: 2b00 cmp r3, #0 - 8001cbe: d022 beq.n 8001d06 - { - //reference_resistor = g_ref_filter.filtered_value; - uint16_t reference_final = AD5934_REF_OUT_SCALE_MAX - AD5934_Compress_To_IntScale(g_ref_filter.filtered_value, current_ref_mux); - 8001cc0: 4b62 ldr r3, [pc, #392] @ (8001e4c ) - 8001cc2: 6b9b ldr r3, [r3, #56] @ 0x38 - 8001cc4: 4a63 ldr r2, [pc, #396] @ (8001e54 ) - 8001cc6: 7812 ldrb r2, [r2, #0] - 8001cc8: 4611 mov r1, r2 - 8001cca: 4618 mov r0, r3 - 8001ccc: f7fe fedc bl 8000a88 - 8001cd0: 4603 mov r3, r0 - 8001cd2: f5c3 5380 rsb r3, r3, #4096 @ 0x1000 - 8001cd6: 83fb strh r3, [r7, #30] - intToStr(reference_final, tempString); - 8001cd8: f9b7 301e ldrsh.w r3, [r7, #30] - 8001cdc: 1d3a adds r2, r7, #4 - 8001cde: 4611 mov r1, r2 - 8001ce0: 4618 mov r0, r3 - 8001ce2: f000 f919 bl 8001f18 - // float ref_final = g_ref_filter.filtered_value; + if((current_millis % 500) == 0) // Send data each 100ms + 8001d7e: 6a3a ldr r2, [r7, #32] + 8001d80: 4b5e ldr r3, [pc, #376] @ (8001efc ) + 8001d82: fba3 1302 umull r1, r3, r3, r2 + 8001d86: 095b lsrs r3, r3, #5 + 8001d88: f44f 71fa mov.w r1, #500 @ 0x1f4 + 8001d8c: fb01 f303 mul.w r3, r1, r3 + 8001d90: 1ad3 subs r3, r2, r3 + 8001d92: 2b00 cmp r3, #0 + 8001d94: f040 8095 bne.w 8001ec2 //FloatToString(tempString, ref_final); rs485_send_broadcast(tempString, (strlen((uint8_t*)tempString))); - 8001ce6: 1d3b adds r3, r7, #4 - 8001ce8: 4618 mov r0, r3 - 8001cea: f7fe fa2f bl 800014c - 8001cee: 4603 mov r3, r0 - 8001cf0: b29a uxth r2, r3 - 8001cf2: 1d3b adds r3, r7, #4 - 8001cf4: 4611 mov r1, r2 - 8001cf6: 4618 mov r0, r3 - 8001cf8: f000 fa30 bl 800215c rs485_send_broadcast(&newline, 1); - 8001cfc: 1cfb adds r3, r7, #3 - 8001cfe: 2101 movs r1, #1 - 8001d00: 4618 mov r0, r3 - 8001d02: f000 fa2b bl 800215c - } + }*/ if (g_rtd_filter.value_valid) // PT100 or PT1000 in °C - 8001d06: 4b55 ldr r3, [pc, #340] @ (8001e5c ) - 8001d08: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 8001d0c: 2b00 cmp r3, #0 - 8001d0e: d02d beq.n 8001d6c + 8001d98: 4b59 ldr r3, [pc, #356] @ (8001f00 ) + 8001d9a: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 8001d9e: 2b00 cmp r3, #0 + 8001da0: d030 beq.n 8001e04 { temperature_RTD = AD5934_Calculate_Temperature(reference_resistor, g_rtd_filter.filtered_value); - 8001d10: 4b4f ldr r3, [pc, #316] @ (8001e50 ) - 8001d12: 681b ldr r3, [r3, #0] - 8001d14: 4a51 ldr r2, [pc, #324] @ (8001e5c ) - 8001d16: 6b92 ldr r2, [r2, #56] @ 0x38 - 8001d18: 4611 mov r1, r2 - 8001d1a: 4618 mov r0, r3 - 8001d1c: f7fe fdee bl 80008fc - 8001d20: 4603 mov r3, r0 - 8001d22: 4a4f ldr r2, [pc, #316] @ (8001e60 ) - 8001d24: 6013 str r3, [r2, #0] - uint16_t rtd_final = AD5934_RTD_OUT_SCALE_MAX - AD5934_Compress_To_IntScale(g_rtd_filter.filtered_value, current_rtd_mux); - 8001d26: 4b4d ldr r3, [pc, #308] @ (8001e5c ) - 8001d28: 6b9b ldr r3, [r3, #56] @ 0x38 - 8001d2a: 4a4e ldr r2, [pc, #312] @ (8001e64 ) - 8001d2c: 7812 ldrb r2, [r2, #0] - 8001d2e: 4611 mov r1, r2 - 8001d30: 4618 mov r0, r3 - 8001d32: f7fe fea9 bl 8000a88 - 8001d36: 4603 mov r3, r0 - 8001d38: f5c3 5380 rsb r3, r3, #4096 @ 0x1000 - 8001d3c: 83bb strh r3, [r7, #28] + 8001da2: 4b54 ldr r3, [pc, #336] @ (8001ef4 ) + 8001da4: 681b ldr r3, [r3, #0] + 8001da6: 4a56 ldr r2, [pc, #344] @ (8001f00 ) + 8001da8: 6b92 ldr r2, [r2, #56] @ 0x38 + 8001daa: 4611 mov r1, r2 + 8001dac: 4618 mov r0, r3 + 8001dae: f7fe fda5 bl 80008fc + 8001db2: 4603 mov r3, r0 + 8001db4: 4a53 ldr r2, [pc, #332] @ (8001f04 ) + 8001db6: 6013 str r3, [r2, #0] + uint16_t rtd_final = AD5934_RTD_OUT_SCALE_MAX - AD5934_Compress_To_IntScale(temperature_RTD, current_rtd_mux); + 8001db8: 4b52 ldr r3, [pc, #328] @ (8001f04 ) + 8001dba: 681b ldr r3, [r3, #0] + 8001dbc: 4a52 ldr r2, [pc, #328] @ (8001f08 ) + 8001dbe: 7812 ldrb r2, [r2, #0] + 8001dc0: 4611 mov r1, r2 + 8001dc2: 4618 mov r0, r3 + 8001dc4: f7fe fe60 bl 8000a88 + 8001dc8: 4603 mov r3, r0 + 8001dca: f5c3 7348 rsb r3, r3, #800 @ 0x320 + 8001dce: 83fb strh r3, [r7, #30] + intToStr(rtd_final, tempString); - 8001d3e: f9b7 301c ldrsh.w r3, [r7, #28] - 8001d42: 1d3a adds r2, r7, #4 - 8001d44: 4611 mov r1, r2 - 8001d46: 4618 mov r0, r3 - 8001d48: f000 f8e6 bl 8001f18 + 8001dd0: f9b7 301e ldrsh.w r3, [r7, #30] + 8001dd4: f107 0208 add.w r2, r7, #8 + 8001dd8: 4611 mov r1, r2 + 8001dda: 4618 mov r0, r3 + 8001ddc: f000 f8ee bl 8001fbc //float rtd_final = g_rtd_filter.filtered_value; //FloatToString(tempString, rtd_final); rs485_send_broadcast(tempString, (strlen((uint8_t*)tempString))); - 8001d4c: 1d3b adds r3, r7, #4 - 8001d4e: 4618 mov r0, r3 - 8001d50: f7fe f9fc bl 800014c - 8001d54: 4603 mov r3, r0 - 8001d56: b29a uxth r2, r3 - 8001d58: 1d3b adds r3, r7, #4 - 8001d5a: 4611 mov r1, r2 - 8001d5c: 4618 mov r0, r3 - 8001d5e: f000 f9fd bl 800215c + 8001de0: f107 0308 add.w r3, r7, #8 + 8001de4: 4618 mov r0, r3 + 8001de6: f7fe f9b1 bl 800014c + 8001dea: 4603 mov r3, r0 + 8001dec: b29a uxth r2, r3 + 8001dee: f107 0308 add.w r3, r7, #8 + 8001df2: 4611 mov r1, r2 + 8001df4: 4618 mov r0, r3 + 8001df6: f000 fa03 bl 8002200 rs485_send_broadcast(&newline, 1); - 8001d62: 1cfb adds r3, r7, #3 - 8001d64: 2101 movs r1, #1 - 8001d66: 4618 mov r0, r3 - 8001d68: f000 f9f8 bl 800215c + 8001dfa: 1dfb adds r3, r7, #7 + 8001dfc: 2101 movs r1, #1 + 8001dfe: 4618 mov r0, r3 + 8001e00: f000 f9fe bl 8002200 } if (g_ec_filter.value_valid) // EC - 8001d6c: 4b3e ldr r3, [pc, #248] @ (8001e68 ) - 8001d6e: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 8001d72: 2b00 cmp r3, #0 - 8001d74: d02b beq.n 8001dce + 8001e04: 4b41 ldr r3, [pc, #260] @ (8001f0c ) + 8001e06: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 8001e0a: 2b00 cmp r3, #0 + 8001e0c: d02e beq.n 8001e6c { thermal_compensaded_EC = AD5934_EC_Compensate_Magnitude_To_25C(g_ec_filter.filtered_value, temperature_RTD); - 8001d76: 4b3c ldr r3, [pc, #240] @ (8001e68 ) - 8001d78: 6b9b ldr r3, [r3, #56] @ 0x38 - 8001d7a: 4a39 ldr r2, [pc, #228] @ (8001e60 ) - 8001d7c: 6812 ldr r2, [r2, #0] - 8001d7e: 4611 mov r1, r2 - 8001d80: 4618 mov r0, r3 - 8001d82: f7fe fe13 bl 80009ac - 8001d86: 4603 mov r3, r0 - 8001d88: 4a38 ldr r2, [pc, #224] @ (8001e6c ) - 8001d8a: 6013 str r3, [r2, #0] + 8001e0e: 4b3f ldr r3, [pc, #252] @ (8001f0c ) + 8001e10: 6b9b ldr r3, [r3, #56] @ 0x38 + 8001e12: 4a3c ldr r2, [pc, #240] @ (8001f04 ) + 8001e14: 6812 ldr r2, [r2, #0] + 8001e16: 4611 mov r1, r2 + 8001e18: 4618 mov r0, r3 + 8001e1a: f7fe fdc7 bl 80009ac + 8001e1e: 4603 mov r3, r0 + 8001e20: 4a3b ldr r2, [pc, #236] @ (8001f10 ) + 8001e22: 6013 str r3, [r2, #0] uint16_t ec_final = AD5934_Compress_To_IntScale(thermal_compensaded_EC, current_ec_mux); - 8001d8c: 4b37 ldr r3, [pc, #220] @ (8001e6c ) - 8001d8e: 681b ldr r3, [r3, #0] - 8001d90: 4a37 ldr r2, [pc, #220] @ (8001e70 ) - 8001d92: 7812 ldrb r2, [r2, #0] - 8001d94: 4611 mov r1, r2 - 8001d96: 4618 mov r0, r3 - 8001d98: f7fe fe76 bl 8000a88 - 8001d9c: 4603 mov r3, r0 - 8001d9e: 837b strh r3, [r7, #26] + 8001e24: 4b3a ldr r3, [pc, #232] @ (8001f10 ) + 8001e26: 681b ldr r3, [r3, #0] + 8001e28: 4a3a ldr r2, [pc, #232] @ (8001f14 ) + 8001e2a: 7812 ldrb r2, [r2, #0] + 8001e2c: 4611 mov r1, r2 + 8001e2e: 4618 mov r0, r3 + 8001e30: f7fe fe2a bl 8000a88 + 8001e34: 4603 mov r3, r0 + 8001e36: 83bb strh r3, [r7, #28] + intToStr(ec_final, tempString); - 8001da0: f9b7 301a ldrsh.w r3, [r7, #26] - 8001da4: 1d3a adds r2, r7, #4 - 8001da6: 4611 mov r1, r2 - 8001da8: 4618 mov r0, r3 - 8001daa: f000 f8b5 bl 8001f18 + 8001e38: f9b7 301c ldrsh.w r3, [r7, #28] + 8001e3c: f107 0208 add.w r2, r7, #8 + 8001e40: 4611 mov r1, r2 + 8001e42: 4618 mov r0, r3 + 8001e44: f000 f8ba bl 8001fbc // float ec_final = g_ec_filter.filtered_value; // FloatToString(tempString, ec_final); rs485_send_broadcast(tempString, (strlen((uint8_t*)tempString))); - 8001dae: 1d3b adds r3, r7, #4 - 8001db0: 4618 mov r0, r3 - 8001db2: f7fe f9cb bl 800014c - 8001db6: 4603 mov r3, r0 - 8001db8: b29a uxth r2, r3 - 8001dba: 1d3b adds r3, r7, #4 - 8001dbc: 4611 mov r1, r2 - 8001dbe: 4618 mov r0, r3 - 8001dc0: f000 f9cc bl 800215c + 8001e48: f107 0308 add.w r3, r7, #8 + 8001e4c: 4618 mov r0, r3 + 8001e4e: f7fe f97d bl 800014c + 8001e52: 4603 mov r3, r0 + 8001e54: b29a uxth r2, r3 + 8001e56: f107 0308 add.w r3, r7, #8 + 8001e5a: 4611 mov r1, r2 + 8001e5c: 4618 mov r0, r3 + 8001e5e: f000 f9cf bl 8002200 rs485_send_broadcast(&newline, 1); - 8001dc4: 1cfb adds r3, r7, #3 - 8001dc6: 2101 movs r1, #1 - 8001dc8: 4618 mov r0, r3 - 8001dca: f000 f9c7 bl 800215c + 8001e62: 1dfb adds r3, r7, #7 + 8001e64: 2101 movs r1, #1 + 8001e66: 4618 mov r0, r3 + 8001e68: f000 f9ca bl 8002200 } if (g_ph_filter.value_valid) // pH - 8001dce: 4b29 ldr r3, [pc, #164] @ (8001e74 ) - 8001dd0: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 8001dd4: 2b00 cmp r3, #0 - 8001dd6: d01d beq.n 8001e14 + 8001e6c: 4b2a ldr r3, [pc, #168] @ (8001f18 ) + 8001e6e: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 8001e72: 2b00 cmp r3, #0 + 8001e74: d020 beq.n 8001eb8 { uint16_t ph_final = ADS1015_Compress_To_IntScale(g_ph_filter.filtered_value); - 8001dd8: 4b26 ldr r3, [pc, #152] @ (8001e74 ) - 8001dda: 6b9b ldr r3, [r3, #56] @ 0x38 - 8001ddc: 4618 mov r0, r3 - 8001dde: f7ff fb0b bl 80013f8 - 8001de2: 4603 mov r3, r0 - 8001de4: 833b strh r3, [r7, #24] + 8001e76: 4b28 ldr r3, [pc, #160] @ (8001f18 ) + 8001e78: 6b9b ldr r3, [r3, #56] @ 0x38 + 8001e7a: 4618 mov r0, r3 + 8001e7c: f7ff fabc bl 80013f8 + 8001e80: 4603 mov r3, r0 + 8001e82: 837b strh r3, [r7, #26] + intToStr(ph_final, tempString); - 8001de6: f9b7 3018 ldrsh.w r3, [r7, #24] - 8001dea: 1d3a adds r2, r7, #4 - 8001dec: 4611 mov r1, r2 - 8001dee: 4618 mov r0, r3 - 8001df0: f000 f892 bl 8001f18 + 8001e84: f9b7 301a ldrsh.w r3, [r7, #26] + 8001e88: f107 0208 add.w r2, r7, #8 + 8001e8c: 4611 mov r1, r2 + 8001e8e: 4618 mov r0, r3 + 8001e90: f000 f894 bl 8001fbc //float ph_final = g_ph_filter.filtered_value; //FloatToString(tempString, ph_final); rs485_send_broadcast(tempString, (strlen((uint8_t*)tempString))); - 8001df4: 1d3b adds r3, r7, #4 - 8001df6: 4618 mov r0, r3 - 8001df8: f7fe f9a8 bl 800014c - 8001dfc: 4603 mov r3, r0 - 8001dfe: b29a uxth r2, r3 - 8001e00: 1d3b adds r3, r7, #4 - 8001e02: 4611 mov r1, r2 - 8001e04: 4618 mov r0, r3 - 8001e06: f000 f9a9 bl 800215c + 8001e94: f107 0308 add.w r3, r7, #8 + 8001e98: 4618 mov r0, r3 + 8001e9a: f7fe f957 bl 800014c + 8001e9e: 4603 mov r3, r0 + 8001ea0: b29a uxth r2, r3 + 8001ea2: f107 0308 add.w r3, r7, #8 + 8001ea6: 4611 mov r1, r2 + 8001ea8: 4618 mov r0, r3 + 8001eaa: f000 f9a9 bl 8002200 rs485_send_broadcast(&newline, 1); - 8001e0a: 1cfb adds r3, r7, #3 - 8001e0c: 2101 movs r1, #1 - 8001e0e: 4618 mov r0, r3 - 8001e10: f000 f9a4 bl 800215c + 8001eae: 1dfb adds r3, r7, #7 + 8001eb0: 2101 movs r1, #1 + 8001eb2: 4618 mov r0, r3 + 8001eb4: f000 f9a4 bl 8002200 } rs485_send_broadcast(&newline, 1); - 8001e14: 1cfb adds r3, r7, #3 - 8001e16: 2101 movs r1, #1 - 8001e18: 4618 mov r0, r3 - 8001e1a: f000 f99f bl 800215c + 8001eb8: 1dfb adds r3, r7, #7 + 8001eba: 2101 movs r1, #1 + 8001ebc: 4618 mov r0, r3 + 8001ebe: f000 f99f bl 8002200 } // Piscar LED verde em PB4 a cada 1 segundo if ((current_millis - previous_millis_green) >= 1000) - 8001e1e: 6a3a ldr r2, [r7, #32] - 8001e20: 6abb ldr r3, [r7, #40] @ 0x28 - 8001e22: 1ad3 subs r3, r2, r3 - 8001e24: f5b3 7f7a cmp.w r3, #1000 @ 0x3e8 - 8001e28: f4ff af32 bcc.w 8001c90 + 8001ec2: 6a3a ldr r2, [r7, #32] + 8001ec4: 6abb ldr r3, [r7, #40] @ 0x28 + 8001ec6: 1ad3 subs r3, r2, r3 + 8001ec8: f5b3 7f7a cmp.w r3, #1000 @ 0x3e8 + 8001ecc: f4ff af50 bcc.w 8001d70 { previous_millis_green = current_millis; - 8001e2c: 6a3b ldr r3, [r7, #32] - 8001e2e: 62bb str r3, [r7, #40] @ 0x28 + 8001ed0: 6a3b ldr r3, [r7, #32] + 8001ed2: 62bb str r3, [r7, #40] @ 0x28 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4); - 8001e30: 2110 movs r1, #16 - 8001e32: 4803 ldr r0, [pc, #12] @ (8001e40 ) - 8001e34: f001 f9c5 bl 80031c2 + 8001ed4: 2110 movs r1, #16 + 8001ed6: 4803 ldr r0, [pc, #12] @ (8001ee4 ) + 8001ed8: f001 f9c5 bl 8003266 AD5934_Process_System(); - 8001e38: e72a b.n 8001c90 - 8001e3a: bf00 nop - 8001e3c: 20000310 .word 0x20000310 - 8001e40: 40010c00 .word 0x40010c00 - 8001e44: 20000080 .word 0x20000080 - 8001e48: cccccccd .word 0xcccccccd - 8001e4c: 20000114 .word 0x20000114 - 8001e50: 20000084 .word 0x20000084 - 8001e54: 20000091 .word 0x20000091 - 8001e58: 51eb851f .word 0x51eb851f - 8001e5c: 20000094 .word 0x20000094 - 8001e60: 20000088 .word 0x20000088 - 8001e64: 20000002 .word 0x20000002 - 8001e68: 200000d4 .word 0x200000d4 - 8001e6c: 2000008c .word 0x2000008c - 8001e70: 20000001 .word 0x20000001 - 8001e74: 200001c8 .word 0x200001c8 + 8001edc: e748 b.n 8001d70 + 8001ede: bf00 nop + 8001ee0: 20000310 .word 0x20000310 + 8001ee4: 40010c00 .word 0x40010c00 + 8001ee8: 20000080 .word 0x20000080 + 8001eec: cccccccd .word 0xcccccccd + 8001ef0: 20000114 .word 0x20000114 + 8001ef4: 20000084 .word 0x20000084 + 8001ef8: 20000091 .word 0x20000091 + 8001efc: 10624dd3 .word 0x10624dd3 + 8001f00: 20000094 .word 0x20000094 + 8001f04: 20000088 .word 0x20000088 + 8001f08: 20000002 .word 0x20000002 + 8001f0c: 200000d4 .word 0x200000d4 + 8001f10: 2000008c .word 0x2000008c + 8001f14: 20000001 .word 0x20000001 + 8001f18: 200001c8 .word 0x200001c8 -08001e78 : +08001f1c : /** * @brief System Clock Configuration * @retval None */ void SystemClock_Config(void) { - 8001e78: b580 push {r7, lr} - 8001e7a: b094 sub sp, #80 @ 0x50 - 8001e7c: af00 add r7, sp, #0 + 8001f1c: b580 push {r7, lr} + 8001f1e: b094 sub sp, #80 @ 0x50 + 8001f20: af00 add r7, sp, #0 RCC_OscInitTypeDef RCC_OscInitStruct = {0}; - 8001e7e: f107 0328 add.w r3, r7, #40 @ 0x28 - 8001e82: 2228 movs r2, #40 @ 0x28 - 8001e84: 2100 movs r1, #0 - 8001e86: 4618 mov r0, r3 - 8001e88: f004 f8b8 bl 8005ffc + 8001f22: f107 0328 add.w r3, r7, #40 @ 0x28 + 8001f26: 2228 movs r2, #40 @ 0x28 + 8001f28: 2100 movs r1, #0 + 8001f2a: 4618 mov r0, r3 + 8001f2c: f004 f8b8 bl 80060a0 RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; - 8001e8c: f107 0314 add.w r3, r7, #20 - 8001e90: 2200 movs r2, #0 - 8001e92: 601a str r2, [r3, #0] - 8001e94: 605a str r2, [r3, #4] - 8001e96: 609a str r2, [r3, #8] - 8001e98: 60da str r2, [r3, #12] - 8001e9a: 611a str r2, [r3, #16] + 8001f30: f107 0314 add.w r3, r7, #20 + 8001f34: 2200 movs r2, #0 + 8001f36: 601a str r2, [r3, #0] + 8001f38: 605a str r2, [r3, #4] + 8001f3a: 609a str r2, [r3, #8] + 8001f3c: 60da str r2, [r3, #12] + 8001f3e: 611a str r2, [r3, #16] RCC_PeriphCLKInitTypeDef PeriphClkInit = {0}; - 8001e9c: 1d3b adds r3, r7, #4 - 8001e9e: 2200 movs r2, #0 - 8001ea0: 601a str r2, [r3, #0] - 8001ea2: 605a str r2, [r3, #4] - 8001ea4: 609a str r2, [r3, #8] - 8001ea6: 60da str r2, [r3, #12] + 8001f40: 1d3b adds r3, r7, #4 + 8001f42: 2200 movs r2, #0 + 8001f44: 601a str r2, [r3, #0] + 8001f46: 605a str r2, [r3, #4] + 8001f48: 609a str r2, [r3, #8] + 8001f4a: 60da str r2, [r3, #12] /** Initializes the RCC Oscillators according to the specified parameters * in the RCC_OscInitTypeDef structure. */ RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE; - 8001ea8: 2301 movs r3, #1 - 8001eaa: 62bb str r3, [r7, #40] @ 0x28 + 8001f4c: 2301 movs r3, #1 + 8001f4e: 62bb str r3, [r7, #40] @ 0x28 RCC_OscInitStruct.HSEState = RCC_HSE_ON; - 8001eac: f44f 3380 mov.w r3, #65536 @ 0x10000 - 8001eb0: 62fb str r3, [r7, #44] @ 0x2c + 8001f50: f44f 3380 mov.w r3, #65536 @ 0x10000 + 8001f54: 62fb str r3, [r7, #44] @ 0x2c RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; - 8001eb2: 2300 movs r3, #0 - 8001eb4: 647b str r3, [r7, #68] @ 0x44 + 8001f56: 2300 movs r3, #0 + 8001f58: 647b str r3, [r7, #68] @ 0x44 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) - 8001eb6: f107 0328 add.w r3, r7, #40 @ 0x28 - 8001eba: 4618 mov r0, r3 - 8001ebc: f002 f9ce bl 800425c - 8001ec0: 4603 mov r3, r0 - 8001ec2: 2b00 cmp r3, #0 - 8001ec4: d001 beq.n 8001eca + 8001f5a: f107 0328 add.w r3, r7, #40 @ 0x28 + 8001f5e: 4618 mov r0, r3 + 8001f60: f002 f9ce bl 8004300 + 8001f64: 4603 mov r3, r0 + 8001f66: 2b00 cmp r3, #0 + 8001f68: d001 beq.n 8001f6e { Error_Handler(); - 8001ec6: f000 f90b bl 80020e0 + 8001f6a: f000 f90b bl 8002184 } /** Initializes the CPU, AHB and APB buses clocks */ RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK - 8001eca: 230f movs r3, #15 - 8001ecc: 617b str r3, [r7, #20] + 8001f6e: 230f movs r3, #15 + 8001f70: 617b str r3, [r7, #20] |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2; RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE; - 8001ece: 2301 movs r3, #1 - 8001ed0: 61bb str r3, [r7, #24] + 8001f72: 2301 movs r3, #1 + 8001f74: 61bb str r3, [r7, #24] RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; - 8001ed2: 2300 movs r3, #0 - 8001ed4: 61fb str r3, [r7, #28] + 8001f76: 2300 movs r3, #0 + 8001f78: 61fb str r3, [r7, #28] RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; - 8001ed6: 2300 movs r3, #0 - 8001ed8: 623b str r3, [r7, #32] + 8001f7a: 2300 movs r3, #0 + 8001f7c: 623b str r3, [r7, #32] RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; - 8001eda: 2300 movs r3, #0 - 8001edc: 627b str r3, [r7, #36] @ 0x24 + 8001f7e: 2300 movs r3, #0 + 8001f80: 627b str r3, [r7, #36] @ 0x24 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) - 8001ede: f107 0314 add.w r3, r7, #20 - 8001ee2: 2100 movs r1, #0 - 8001ee4: 4618 mov r0, r3 - 8001ee6: f002 fc3b bl 8004760 - 8001eea: 4603 mov r3, r0 - 8001eec: 2b00 cmp r3, #0 - 8001eee: d001 beq.n 8001ef4 + 8001f82: f107 0314 add.w r3, r7, #20 + 8001f86: 2100 movs r1, #0 + 8001f88: 4618 mov r0, r3 + 8001f8a: f002 fc3b bl 8004804 + 8001f8e: 4603 mov r3, r0 + 8001f90: 2b00 cmp r3, #0 + 8001f92: d001 beq.n 8001f98 { Error_Handler(); - 8001ef0: f000 f8f6 bl 80020e0 + 8001f94: f000 f8f6 bl 8002184 } PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC; - 8001ef4: 2302 movs r3, #2 - 8001ef6: 607b str r3, [r7, #4] + 8001f98: 2302 movs r3, #2 + 8001f9a: 607b str r3, [r7, #4] PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8; - 8001ef8: f44f 4340 mov.w r3, #49152 @ 0xc000 - 8001efc: 60fb str r3, [r7, #12] + 8001f9c: f44f 4340 mov.w r3, #49152 @ 0xc000 + 8001fa0: 60fb str r3, [r7, #12] if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) - 8001efe: 1d3b adds r3, r7, #4 - 8001f00: 4618 mov r0, r3 - 8001f02: f002 fdbd bl 8004a80 - 8001f06: 4603 mov r3, r0 - 8001f08: 2b00 cmp r3, #0 - 8001f0a: d001 beq.n 8001f10 + 8001fa2: 1d3b adds r3, r7, #4 + 8001fa4: 4618 mov r0, r3 + 8001fa6: f002 fdbd bl 8004b24 + 8001faa: 4603 mov r3, r0 + 8001fac: 2b00 cmp r3, #0 + 8001fae: d001 beq.n 8001fb4 { Error_Handler(); - 8001f0c: f000 f8e8 bl 80020e0 + 8001fb0: f000 f8e8 bl 8002184 } } - 8001f10: bf00 nop - 8001f12: 3750 adds r7, #80 @ 0x50 - 8001f14: 46bd mov sp, r7 - 8001f16: bd80 pop {r7, pc} + 8001fb4: bf00 nop + 8001fb6: 3750 adds r7, #80 @ 0x50 + 8001fb8: 46bd mov sp, r7 + 8001fba: bd80 pop {r7, pc} -08001f18 : +08001fbc : } void intToStr(int16_t N, uint8_t *str) { - 8001f18: b480 push {r7} - 8001f1a: b087 sub sp, #28 - 8001f1c: af00 add r7, sp, #0 - 8001f1e: 4603 mov r3, r0 - 8001f20: 6039 str r1, [r7, #0] - 8001f22: 80fb strh r3, [r7, #6] + 8001fbc: b480 push {r7} + 8001fbe: b087 sub sp, #28 + 8001fc0: af00 add r7, sp, #0 + 8001fc2: 4603 mov r3, r0 + 8001fc4: 6039 str r1, [r7, #0] + 8001fc6: 80fb strh r3, [r7, #6] int16_t i = 0; - 8001f24: 2300 movs r3, #0 - 8001f26: 82fb strh r3, [r7, #22] + 8001fc8: 2300 movs r3, #0 + 8001fca: 82fb strh r3, [r7, #22] int16_t sign = N; - 8001f28: 88fb ldrh r3, [r7, #6] - 8001f2a: 823b strh r3, [r7, #16] + 8001fcc: 88fb ldrh r3, [r7, #6] + 8001fce: 823b strh r3, [r7, #16] uint8_t max_len = 15; // Tamanho máximo do buffer - 8001f2c: 230f movs r3, #15 - 8001f2e: 73fb strb r3, [r7, #15] + 8001fd0: 230f movs r3, #15 + 8001fd2: 73fb strb r3, [r7, #15] uint8_t width = 4; // mínimo 4 caracteres - 8001f30: 2304 movs r3, #4 - 8001f32: 757b strb r3, [r7, #21] + 8001fd4: 2304 movs r3, #4 + 8001fd6: 757b strb r3, [r7, #21] // Trata o caso do número zero isoladamente if (N == 0) - 8001f34: f9b7 3006 ldrsh.w r3, [r7, #6] - 8001f38: 2b00 cmp r3, #0 - 8001f3a: d127 bne.n 8001f8c + 8001fd8: f9b7 3006 ldrsh.w r3, [r7, #6] + 8001fdc: 2b00 cmp r3, #0 + 8001fde: d127 bne.n 8002030 { // Preenche com zeros à esquerda até atingir a largura desejada while (width > 1 && i < (max_len - 1)) - 8001f3c: e00c b.n 8001f58 + 8001fe0: e00c b.n 8001ffc { str[i++] = '0'; - 8001f3e: f9b7 2016 ldrsh.w r2, [r7, #22] - 8001f42: b293 uxth r3, r2 - 8001f44: 3301 adds r3, #1 - 8001f46: b29b uxth r3, r3 - 8001f48: 82fb strh r3, [r7, #22] - 8001f4a: 683b ldr r3, [r7, #0] - 8001f4c: 4413 add r3, r2 - 8001f4e: 2230 movs r2, #48 @ 0x30 - 8001f50: 701a strb r2, [r3, #0] + 8001fe2: f9b7 2016 ldrsh.w r2, [r7, #22] + 8001fe6: b293 uxth r3, r2 + 8001fe8: 3301 adds r3, #1 + 8001fea: b29b uxth r3, r3 + 8001fec: 82fb strh r3, [r7, #22] + 8001fee: 683b ldr r3, [r7, #0] + 8001ff0: 4413 add r3, r2 + 8001ff2: 2230 movs r2, #48 @ 0x30 + 8001ff4: 701a strb r2, [r3, #0] width--; - 8001f52: 7d7b ldrb r3, [r7, #21] - 8001f54: 3b01 subs r3, #1 - 8001f56: 757b strb r3, [r7, #21] + 8001ff6: 7d7b ldrb r3, [r7, #21] + 8001ff8: 3b01 subs r3, #1 + 8001ffa: 757b strb r3, [r7, #21] while (width > 1 && i < (max_len - 1)) - 8001f58: 7d7b ldrb r3, [r7, #21] - 8001f5a: 2b01 cmp r3, #1 - 8001f5c: d905 bls.n 8001f6a - 8001f5e: f9b7 2016 ldrsh.w r2, [r7, #22] - 8001f62: 7bfb ldrb r3, [r7, #15] - 8001f64: 3b01 subs r3, #1 - 8001f66: 429a cmp r2, r3 - 8001f68: dbe9 blt.n 8001f3e + 8001ffc: 7d7b ldrb r3, [r7, #21] + 8001ffe: 2b01 cmp r3, #1 + 8002000: d905 bls.n 800200e + 8002002: f9b7 2016 ldrsh.w r2, [r7, #22] + 8002006: 7bfb ldrb r3, [r7, #15] + 8002008: 3b01 subs r3, #1 + 800200a: 429a cmp r2, r3 + 800200c: dbe9 blt.n 8001fe2 } str[i++] = '0'; - 8001f6a: f9b7 2016 ldrsh.w r2, [r7, #22] - 8001f6e: b293 uxth r3, r2 - 8001f70: 3301 adds r3, #1 - 8001f72: b29b uxth r3, r3 - 8001f74: 82fb strh r3, [r7, #22] - 8001f76: 683b ldr r3, [r7, #0] - 8001f78: 4413 add r3, r2 - 8001f7a: 2230 movs r2, #48 @ 0x30 - 8001f7c: 701a strb r2, [r3, #0] + 800200e: f9b7 2016 ldrsh.w r2, [r7, #22] + 8002012: b293 uxth r3, r2 + 8002014: 3301 adds r3, #1 + 8002016: b29b uxth r3, r3 + 8002018: 82fb strh r3, [r7, #22] + 800201a: 683b ldr r3, [r7, #0] + 800201c: 4413 add r3, r2 + 800201e: 2230 movs r2, #48 @ 0x30 + 8002020: 701a strb r2, [r3, #0] str[i] = '\0'; - 8001f7e: f9b7 3016 ldrsh.w r3, [r7, #22] - 8001f82: 683a ldr r2, [r7, #0] - 8001f84: 4413 add r3, r2 - 8001f86: 2200 movs r2, #0 - 8001f88: 701a strb r2, [r3, #0] + 8002022: f9b7 3016 ldrsh.w r3, [r7, #22] + 8002026: 683a ldr r2, [r7, #0] + 8002028: 4413 add r3, r2 + 800202a: 2200 movs r2, #0 + 800202c: 701a strb r2, [r3, #0] return; - 8001f8a: e08a b.n 80020a2 + 800202e: e08a b.n 8002146 } if (N < 0) - 8001f8c: f9b7 3006 ldrsh.w r3, [r7, #6] - 8001f90: 2b00 cmp r3, #0 - 8001f92: da2d bge.n 8001ff0 + 8002030: f9b7 3006 ldrsh.w r3, [r7, #6] + 8002034: 2b00 cmp r3, #0 + 8002036: da2d bge.n 8002094 N = -N; - 8001f94: 88fb ldrh r3, [r7, #6] - 8001f96: 425b negs r3, r3 - 8001f98: b29b uxth r3, r3 - 8001f9a: 80fb strh r3, [r7, #6] + 8002038: 88fb ldrh r3, [r7, #6] + 800203a: 425b negs r3, r3 + 800203c: b29b uxth r3, r3 + 800203e: 80fb strh r3, [r7, #6] // Extração dos dígitos while (N > 0) - 8001f9c: e028 b.n 8001ff0 + 8002040: e028 b.n 8002094 { if (i >= (max_len - 1)) - 8001f9e: f9b7 2016 ldrsh.w r2, [r7, #22] - 8001fa2: 7bfb ldrb r3, [r7, #15] - 8001fa4: 3b01 subs r3, #1 - 8001fa6: 429a cmp r2, r3 - 8001fa8: da27 bge.n 8001ffa + 8002042: f9b7 2016 ldrsh.w r2, [r7, #22] + 8002046: 7bfb ldrb r3, [r7, #15] + 8002048: 3b01 subs r3, #1 + 800204a: 429a cmp r2, r3 + 800204c: da27 bge.n 800209e break; // Proteção de estouro str[i++] = (N % 10) + '0'; - 8001faa: f9b7 2006 ldrsh.w r2, [r7, #6] - 8001fae: 4b3f ldr r3, [pc, #252] @ (80020ac ) - 8001fb0: fb83 1302 smull r1, r3, r3, r2 - 8001fb4: 1099 asrs r1, r3, #2 - 8001fb6: 17d3 asrs r3, r2, #31 - 8001fb8: 1ac9 subs r1, r1, r3 - 8001fba: 460b mov r3, r1 - 8001fbc: 009b lsls r3, r3, #2 - 8001fbe: 440b add r3, r1 - 8001fc0: 005b lsls r3, r3, #1 - 8001fc2: 1ad3 subs r3, r2, r3 - 8001fc4: b21b sxth r3, r3 - 8001fc6: b2da uxtb r2, r3 - 8001fc8: f9b7 1016 ldrsh.w r1, [r7, #22] - 8001fcc: b28b uxth r3, r1 - 8001fce: 3301 adds r3, #1 - 8001fd0: b29b uxth r3, r3 - 8001fd2: 82fb strh r3, [r7, #22] - 8001fd4: 683b ldr r3, [r7, #0] - 8001fd6: 440b add r3, r1 - 8001fd8: 3230 adds r2, #48 @ 0x30 - 8001fda: b2d2 uxtb r2, r2 - 8001fdc: 701a strb r2, [r3, #0] + 800204e: f9b7 2006 ldrsh.w r2, [r7, #6] + 8002052: 4b3f ldr r3, [pc, #252] @ (8002150 ) + 8002054: fb83 1302 smull r1, r3, r3, r2 + 8002058: 1099 asrs r1, r3, #2 + 800205a: 17d3 asrs r3, r2, #31 + 800205c: 1ac9 subs r1, r1, r3 + 800205e: 460b mov r3, r1 + 8002060: 009b lsls r3, r3, #2 + 8002062: 440b add r3, r1 + 8002064: 005b lsls r3, r3, #1 + 8002066: 1ad3 subs r3, r2, r3 + 8002068: b21b sxth r3, r3 + 800206a: b2da uxtb r2, r3 + 800206c: f9b7 1016 ldrsh.w r1, [r7, #22] + 8002070: b28b uxth r3, r1 + 8002072: 3301 adds r3, #1 + 8002074: b29b uxth r3, r3 + 8002076: 82fb strh r3, [r7, #22] + 8002078: 683b ldr r3, [r7, #0] + 800207a: 440b add r3, r1 + 800207c: 3230 adds r2, #48 @ 0x30 + 800207e: b2d2 uxtb r2, r2 + 8002080: 701a strb r2, [r3, #0] N /= 10; - 8001fde: f9b7 3006 ldrsh.w r3, [r7, #6] - 8001fe2: 4a32 ldr r2, [pc, #200] @ (80020ac ) - 8001fe4: fb82 1203 smull r1, r2, r2, r3 - 8001fe8: 1092 asrs r2, r2, #2 - 8001fea: 17db asrs r3, r3, #31 - 8001fec: 1ad3 subs r3, r2, r3 - 8001fee: 80fb strh r3, [r7, #6] + 8002082: f9b7 3006 ldrsh.w r3, [r7, #6] + 8002086: 4a32 ldr r2, [pc, #200] @ (8002150 ) + 8002088: fb82 1203 smull r1, r2, r2, r3 + 800208c: 1092 asrs r2, r2, #2 + 800208e: 17db asrs r3, r3, #31 + 8002090: 1ad3 subs r3, r2, r3 + 8002092: 80fb strh r3, [r7, #6] while (N > 0) - 8001ff0: f9b7 3006 ldrsh.w r3, [r7, #6] - 8001ff4: 2b00 cmp r3, #0 - 8001ff6: dcd2 bgt.n 8001f9e - 8001ff8: e000 b.n 8001ffc + 8002094: f9b7 3006 ldrsh.w r3, [r7, #6] + 8002098: 2b00 cmp r3, #0 + 800209a: dcd2 bgt.n 8002042 + 800209c: e000 b.n 80020a0 break; // Proteção de estouro - 8001ffa: bf00 nop + 800209e: bf00 nop } // Adiciona o sinal de menos se necessário if (sign < 0) - 8001ffc: f9b7 3010 ldrsh.w r3, [r7, #16] - 8002000: 2b00 cmp r3, #0 - 8002002: da1a bge.n 800203a + 80020a0: f9b7 3010 ldrsh.w r3, [r7, #16] + 80020a4: 2b00 cmp r3, #0 + 80020a6: da1a bge.n 80020de { if (i < (max_len - 1)) - 8002004: f9b7 2016 ldrsh.w r2, [r7, #22] - 8002008: 7bfb ldrb r3, [r7, #15] - 800200a: 3b01 subs r3, #1 - 800200c: 429a cmp r2, r3 - 800200e: da14 bge.n 800203a + 80020a8: f9b7 2016 ldrsh.w r2, [r7, #22] + 80020ac: 7bfb ldrb r3, [r7, #15] + 80020ae: 3b01 subs r3, #1 + 80020b0: 429a cmp r2, r3 + 80020b2: da14 bge.n 80020de str[i++] = '-'; - 8002010: f9b7 2016 ldrsh.w r2, [r7, #22] - 8002014: b293 uxth r3, r2 - 8002016: 3301 adds r3, #1 - 8002018: b29b uxth r3, r3 - 800201a: 82fb strh r3, [r7, #22] - 800201c: 683b ldr r3, [r7, #0] - 800201e: 4413 add r3, r2 - 8002020: 222d movs r2, #45 @ 0x2d - 8002022: 701a strb r2, [r3, #0] + 80020b4: f9b7 2016 ldrsh.w r2, [r7, #22] + 80020b8: b293 uxth r3, r2 + 80020ba: 3301 adds r3, #1 + 80020bc: b29b uxth r3, r3 + 80020be: 82fb strh r3, [r7, #22] + 80020c0: 683b ldr r3, [r7, #0] + 80020c2: 4413 add r3, r2 + 80020c4: 222d movs r2, #45 @ 0x2d + 80020c6: 701a strb r2, [r3, #0] } // Preenche com zeros à esquerda (considerando o espaço ocupado pelos dígitos e sinal) while (i < width && i < (max_len - 1)) - 8002024: e009 b.n 800203a + 80020c8: e009 b.n 80020de { str[i++] = '0'; - 8002026: f9b7 2016 ldrsh.w r2, [r7, #22] - 800202a: b293 uxth r3, r2 - 800202c: 3301 adds r3, #1 - 800202e: b29b uxth r3, r3 - 8002030: 82fb strh r3, [r7, #22] - 8002032: 683b ldr r3, [r7, #0] - 8002034: 4413 add r3, r2 - 8002036: 2230 movs r2, #48 @ 0x30 - 8002038: 701a strb r2, [r3, #0] + 80020ca: f9b7 2016 ldrsh.w r2, [r7, #22] + 80020ce: b293 uxth r3, r2 + 80020d0: 3301 adds r3, #1 + 80020d2: b29b uxth r3, r3 + 80020d4: 82fb strh r3, [r7, #22] + 80020d6: 683b ldr r3, [r7, #0] + 80020d8: 4413 add r3, r2 + 80020da: 2230 movs r2, #48 @ 0x30 + 80020dc: 701a strb r2, [r3, #0] while (i < width && i < (max_len - 1)) - 800203a: f9b7 2016 ldrsh.w r2, [r7, #22] - 800203e: 7d7b ldrb r3, [r7, #21] - 8002040: 429a cmp r2, r3 - 8002042: da05 bge.n 8002050 - 8002044: f9b7 2016 ldrsh.w r2, [r7, #22] - 8002048: 7bfb ldrb r3, [r7, #15] - 800204a: 3b01 subs r3, #1 - 800204c: 429a cmp r2, r3 - 800204e: dbea blt.n 8002026 + 80020de: f9b7 2016 ldrsh.w r2, [r7, #22] + 80020e2: 7d7b ldrb r3, [r7, #21] + 80020e4: 429a cmp r2, r3 + 80020e6: da05 bge.n 80020f4 + 80020e8: f9b7 2016 ldrsh.w r2, [r7, #22] + 80020ec: 7bfb ldrb r3, [r7, #15] + 80020ee: 3b01 subs r3, #1 + 80020f0: 429a cmp r2, r3 + 80020f2: dbea blt.n 80020ca } str[i] = '\0'; - 8002050: f9b7 3016 ldrsh.w r3, [r7, #22] - 8002054: 683a ldr r2, [r7, #0] - 8002056: 4413 add r3, r2 - 8002058: 2200 movs r2, #0 - 800205a: 701a strb r2, [r3, #0] + 80020f4: f9b7 3016 ldrsh.w r3, [r7, #22] + 80020f8: 683a ldr r2, [r7, #0] + 80020fa: 4413 add r3, r2 + 80020fc: 2200 movs r2, #0 + 80020fe: 701a strb r2, [r3, #0] // Inverte a string para colocar na ordem correta for (uint8_t j = 0, k = i - 1; j < k; j++, k--) - 800205c: 2300 movs r3, #0 - 800205e: 753b strb r3, [r7, #20] - 8002060: 8afb ldrh r3, [r7, #22] - 8002062: b2db uxtb r3, r3 - 8002064: 3b01 subs r3, #1 - 8002066: 74fb strb r3, [r7, #19] - 8002068: e017 b.n 800209a + 8002100: 2300 movs r3, #0 + 8002102: 753b strb r3, [r7, #20] + 8002104: 8afb ldrh r3, [r7, #22] + 8002106: b2db uxtb r3, r3 + 8002108: 3b01 subs r3, #1 + 800210a: 74fb strb r3, [r7, #19] + 800210c: e017 b.n 800213e { uint8_t temp = str[j]; - 800206a: 7d3b ldrb r3, [r7, #20] - 800206c: 683a ldr r2, [r7, #0] - 800206e: 4413 add r3, r2 - 8002070: 781b ldrb r3, [r3, #0] - 8002072: 73bb strb r3, [r7, #14] + 800210e: 7d3b ldrb r3, [r7, #20] + 8002110: 683a ldr r2, [r7, #0] + 8002112: 4413 add r3, r2 + 8002114: 781b ldrb r3, [r3, #0] + 8002116: 73bb strb r3, [r7, #14] str[j] = str[k]; - 8002074: 7cfb ldrb r3, [r7, #19] - 8002076: 683a ldr r2, [r7, #0] - 8002078: 441a add r2, r3 - 800207a: 7d3b ldrb r3, [r7, #20] - 800207c: 6839 ldr r1, [r7, #0] - 800207e: 440b add r3, r1 - 8002080: 7812 ldrb r2, [r2, #0] - 8002082: 701a strb r2, [r3, #0] + 8002118: 7cfb ldrb r3, [r7, #19] + 800211a: 683a ldr r2, [r7, #0] + 800211c: 441a add r2, r3 + 800211e: 7d3b ldrb r3, [r7, #20] + 8002120: 6839 ldr r1, [r7, #0] + 8002122: 440b add r3, r1 + 8002124: 7812 ldrb r2, [r2, #0] + 8002126: 701a strb r2, [r3, #0] str[k] = temp; - 8002084: 7cfb ldrb r3, [r7, #19] - 8002086: 683a ldr r2, [r7, #0] - 8002088: 4413 add r3, r2 - 800208a: 7bba ldrb r2, [r7, #14] - 800208c: 701a strb r2, [r3, #0] + 8002128: 7cfb ldrb r3, [r7, #19] + 800212a: 683a ldr r2, [r7, #0] + 800212c: 4413 add r3, r2 + 800212e: 7bba ldrb r2, [r7, #14] + 8002130: 701a strb r2, [r3, #0] for (uint8_t j = 0, k = i - 1; j < k; j++, k--) - 800208e: 7d3b ldrb r3, [r7, #20] - 8002090: 3301 adds r3, #1 - 8002092: 753b strb r3, [r7, #20] - 8002094: 7cfb ldrb r3, [r7, #19] - 8002096: 3b01 subs r3, #1 - 8002098: 74fb strb r3, [r7, #19] - 800209a: 7d3a ldrb r2, [r7, #20] - 800209c: 7cfb ldrb r3, [r7, #19] - 800209e: 429a cmp r2, r3 - 80020a0: d3e3 bcc.n 800206a + 8002132: 7d3b ldrb r3, [r7, #20] + 8002134: 3301 adds r3, #1 + 8002136: 753b strb r3, [r7, #20] + 8002138: 7cfb ldrb r3, [r7, #19] + 800213a: 3b01 subs r3, #1 + 800213c: 74fb strb r3, [r7, #19] + 800213e: 7d3a ldrb r2, [r7, #20] + 8002140: 7cfb ldrb r3, [r7, #19] + 8002142: 429a cmp r2, r3 + 8002144: d3e3 bcc.n 800210e } } - 80020a2: 371c adds r7, #28 - 80020a4: 46bd mov sp, r7 - 80020a6: bc80 pop {r7} - 80020a8: 4770 bx lr - 80020aa: bf00 nop - 80020ac: 66666667 .word 0x66666667 + 8002146: 371c adds r7, #28 + 8002148: 46bd mov sp, r7 + 800214a: bc80 pop {r7} + 800214c: 4770 bx lr + 800214e: bf00 nop + 8002150: 66666667 .word 0x66666667 -080020b0 : +08002154 : /* TIM3 Timer Interrupt */ void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { - 80020b0: b480 push {r7} - 80020b2: b083 sub sp, #12 - 80020b4: af00 add r7, sp, #0 - 80020b6: 6078 str r0, [r7, #4] + 8002154: b480 push {r7} + 8002156: b083 sub sp, #12 + 8002158: af00 add r7, sp, #0 + 800215a: 6078 str r0, [r7, #4] if (htim->Instance == TIM3) - 80020b8: 687b ldr r3, [r7, #4] - 80020ba: 681b ldr r3, [r3, #0] - 80020bc: 4a06 ldr r2, [pc, #24] @ (80020d8 ) - 80020be: 4293 cmp r3, r2 - 80020c0: d104 bne.n 80020cc + 800215c: 687b ldr r3, [r7, #4] + 800215e: 681b ldr r3, [r3, #0] + 8002160: 4a06 ldr r2, [pc, #24] @ (800217c ) + 8002162: 4293 cmp r3, r2 + 8002164: d104 bne.n 8002170 { g_ms_counter++; /* Relógio global do sistema */ - 80020c2: 4b06 ldr r3, [pc, #24] @ (80020dc ) - 80020c4: 681b ldr r3, [r3, #0] - 80020c6: 3301 adds r3, #1 - 80020c8: 4a04 ldr r2, [pc, #16] @ (80020dc ) - 80020ca: 6013 str r3, [r2, #0] + 8002166: 4b06 ldr r3, [pc, #24] @ (8002180 ) + 8002168: 681b ldr r3, [r3, #0] + 800216a: 3301 adds r3, #1 + 800216c: 4a04 ldr r2, [pc, #16] @ (8002180 ) + 800216e: 6013 str r3, [r2, #0] } } - 80020cc: bf00 nop - 80020ce: 370c adds r7, #12 - 80020d0: 46bd mov sp, r7 - 80020d2: bc80 pop {r7} - 80020d4: 4770 bx lr - 80020d6: bf00 nop - 80020d8: 40000400 .word 0x40000400 - 80020dc: 20000080 .word 0x20000080 + 8002170: bf00 nop + 8002172: 370c adds r7, #12 + 8002174: 46bd mov sp, r7 + 8002176: bc80 pop {r7} + 8002178: 4770 bx lr + 800217a: bf00 nop + 800217c: 40000400 .word 0x40000400 + 8002180: 20000080 .word 0x20000080 -080020e0 : +08002184 : /** * @brief This function is executed in case of error occurrence. * @retval None */ void Error_Handler(void) { - 80020e0: b480 push {r7} - 80020e2: af00 add r7, sp, #0 + 8002184: b480 push {r7} + 8002186: af00 add r7, sp, #0 \details Disables IRQ interrupts by setting the I-bit in the CPSR. Can only be executed in Privileged modes. */ __STATIC_FORCEINLINE void __disable_irq(void) { __ASM volatile ("cpsid i" : : : "memory"); - 80020e4: b672 cpsid i + 8002188: b672 cpsid i } - 80020e6: bf00 nop + 800218a: bf00 nop /* USER CODE BEGIN Error_Handler_Debug */ /* User can add his own implementation to report the HAL error return state */ __disable_irq(); while (1) - 80020e8: bf00 nop - 80020ea: e7fd b.n 80020e8 + 800218c: bf00 nop + 800218e: e7fd b.n 800218c -080020ec : +08002190 : * @rmtoll IDR IDy LL_GPIO_ReadInputPort * @param GPIOx GPIO Port * @retval Input data register value of port */ __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) { - 80020ec: b480 push {r7} - 80020ee: b083 sub sp, #12 - 80020f0: af00 add r7, sp, #0 - 80020f2: 6078 str r0, [r7, #4] + 8002190: b480 push {r7} + 8002192: b083 sub sp, #12 + 8002194: af00 add r7, sp, #0 + 8002196: 6078 str r0, [r7, #4] return (READ_REG(GPIOx->IDR)); - 80020f4: 687b ldr r3, [r7, #4] - 80020f6: 689b ldr r3, [r3, #8] + 8002198: 687b ldr r3, [r7, #4] + 800219a: 689b ldr r3, [r3, #8] } - 80020f8: 4618 mov r0, r3 - 80020fa: 370c adds r7, #12 - 80020fc: 46bd mov sp, r7 - 80020fe: bc80 pop {r7} - 8002100: 4770 bx lr + 800219c: 4618 mov r0, r3 + 800219e: 370c adds r7, #12 + 80021a0: 46bd mov sp, r7 + 80021a2: bc80 pop {r7} + 80021a4: 4770 bx lr ... -08002104 : +080021a8 : /** * @brief Initializes the RS-485 driver. * @note This function configures GPIOs for address detection and USART1 for communication. */ void rs485_init(void) { - 8002104: b580 push {r7, lr} - 8002106: af00 add r7, sp, #0 + 80021a8: b580 push {r7, lr} + 80021aa: af00 add r7, sp, #0 /* Configure GPIOs for address detection */ rs485_configure_gpio_address(); - 8002108: f000 f864 bl 80021d4 + 80021ac: f000 f864 bl 8002278 /* Configure USART1 for RS-485 communication */ rs485_configure_usart1(); - 800210c: f000 f8a8 bl 8002260 + 80021b0: f000 f8a8 bl 8002304 /* Get the current device address from GPIOs */ device_address.full_address = rs485_get_address(); - 8002110: f000 f808 bl 8002124 - 8002114: 4603 mov r3, r0 - 8002116: 461a mov r2, r3 - 8002118: 4b01 ldr r3, [pc, #4] @ (8002120 ) - 800211a: 709a strb r2, [r3, #2] + 80021b4: f000 f808 bl 80021c8 + 80021b8: 4603 mov r3, r0 + 80021ba: 461a mov r2, r3 + 80021bc: 4b01 ldr r3, [pc, #4] @ (80021c4 ) + 80021be: 709a strb r2, [r3, #2] } - 800211c: bf00 nop - 800211e: bd80 pop {r7, pc} - 8002120: 200002c4 .word 0x200002c4 + 80021c0: bf00 nop + 80021c2: bd80 pop {r7, pc} + 80021c4: 200002c4 .word 0x200002c4 -08002124 : +080021c8 : /** * @brief Gets the current device address from GPIOs. * @return The 8-bit device address. */ uint8_t rs485_get_address(void) { - 8002124: b598 push {r3, r4, r7, lr} - 8002126: af00 add r7, sp, #0 + 80021c8: b598 push {r3, r4, r7, lr} + 80021ca: af00 add r7, sp, #0 return ((uint8_t) ((((LL_GPIO_ReadInputPort(GPIOB) & RS485_ADDR_MASK_HIGH)>>RS485_ADDR_BIT_SET_HIGH) | (LL_GPIO_ReadInputPort(GPIOA) & RS485_ADDR_MASK_LOW)>>RS485_ADDR_BIT_SET_LOW))); - 8002128: 480a ldr r0, [pc, #40] @ (8002154 ) - 800212a: f7ff ffdf bl 80020ec - 800212e: 4603 mov r3, r0 - 8002130: 0a1b lsrs r3, r3, #8 - 8002132: b2db uxtb r3, r3 - 8002134: f023 030f bic.w r3, r3, #15 - 8002138: b2dc uxtb r4, r3 - 800213a: 4807 ldr r0, [pc, #28] @ (8002158 ) - 800213c: f7ff ffd6 bl 80020ec - 8002140: 4603 mov r3, r0 - 8002142: 089b lsrs r3, r3, #2 - 8002144: b2db uxtb r3, r3 - 8002146: f003 030f and.w r3, r3, #15 - 800214a: b2db uxtb r3, r3 - 800214c: 4323 orrs r3, r4 - 800214e: b2db uxtb r3, r3 + 80021cc: 480a ldr r0, [pc, #40] @ (80021f8 ) + 80021ce: f7ff ffdf bl 8002190 + 80021d2: 4603 mov r3, r0 + 80021d4: 0a1b lsrs r3, r3, #8 + 80021d6: b2db uxtb r3, r3 + 80021d8: f023 030f bic.w r3, r3, #15 + 80021dc: b2dc uxtb r4, r3 + 80021de: 4807 ldr r0, [pc, #28] @ (80021fc ) + 80021e0: f7ff ffd6 bl 8002190 + 80021e4: 4603 mov r3, r0 + 80021e6: 089b lsrs r3, r3, #2 + 80021e8: b2db uxtb r3, r3 + 80021ea: f003 030f and.w r3, r3, #15 + 80021ee: b2db uxtb r3, r3 + 80021f0: 4323 orrs r3, r4 + 80021f2: b2db uxtb r3, r3 } - 8002150: 4618 mov r0, r3 - 8002152: bd98 pop {r3, r4, r7, pc} - 8002154: 40010c00 .word 0x40010c00 - 8002158: 40010800 .word 0x40010800 + 80021f4: 4618 mov r0, r3 + 80021f6: bd98 pop {r3, r4, r7, pc} + 80021f8: 40010c00 .word 0x40010c00 + 80021fc: 40010800 .word 0x40010800 -0800215c : +08002200 : * @param data Pointer to the data buffer. * @param length Number of bytes to send. * @retval HAL_OK on success, otherwise error code. */ HAL_StatusTypeDef rs485_send_broadcast(uint8_t* data, uint16_t length) { - 800215c: b580 push {r7, lr} - 800215e: b084 sub sp, #16 - 8002160: af00 add r7, sp, #0 - 8002162: 6078 str r0, [r7, #4] - 8002164: 460b mov r3, r1 - 8002166: 807b strh r3, [r7, #2] + 8002200: b580 push {r7, lr} + 8002202: b084 sub sp, #16 + 8002204: af00 add r7, sp, #0 + 8002206: 6078 str r0, [r7, #4] + 8002208: 460b mov r3, r1 + 800220a: 807b strh r3, [r7, #2] /* Enable transmission mode */ rs485_enable_tx(); - 8002168: f000 f81c bl 80021a4 + 800220c: f000 f81c bl 8002248 /* Send the broadcast address (0x00) first */ uint8_t broadcast_address = 0x00; - 800216c: 2300 movs r3, #0 - 800216e: 73bb strb r3, [r7, #14] + 8002210: 2300 movs r3, #0 + 8002212: 73bb strb r3, [r7, #14] HAL_UART_Transmit(&huart1, &broadcast_address, 1, HAL_MAX_DELAY); - 8002170: f107 010e add.w r1, r7, #14 - 8002174: f04f 33ff mov.w r3, #4294967295 - 8002178: 2201 movs r2, #1 - 800217a: 4809 ldr r0, [pc, #36] @ (80021a0 ) - 800217c: f003 f978 bl 8005470 + 8002214: f107 010e add.w r1, r7, #14 + 8002218: f04f 33ff mov.w r3, #4294967295 + 800221c: 2201 movs r2, #1 + 800221e: 4809 ldr r0, [pc, #36] @ (8002244 ) + 8002220: f003 f978 bl 8005514 /* Send the data */ HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, data, length, HAL_MAX_DELAY); - 8002180: 887a ldrh r2, [r7, #2] - 8002182: f04f 33ff mov.w r3, #4294967295 - 8002186: 6879 ldr r1, [r7, #4] - 8002188: 4805 ldr r0, [pc, #20] @ (80021a0 ) - 800218a: f003 f971 bl 8005470 - 800218e: 4603 mov r3, r0 - 8002190: 73fb strb r3, [r7, #15] + 8002224: 887a ldrh r2, [r7, #2] + 8002226: f04f 33ff mov.w r3, #4294967295 + 800222a: 6879 ldr r1, [r7, #4] + 800222c: 4805 ldr r0, [pc, #20] @ (8002244 ) + 800222e: f003 f971 bl 8005514 + 8002232: 4603 mov r3, r0 + 8002234: 73fb strb r3, [r7, #15] /* Disable transmission mode after sending */ rs485_disable_tx(); - 8002192: f000 f813 bl 80021bc + 8002236: f000 f813 bl 8002260 return status; - 8002196: 7bfb ldrb r3, [r7, #15] + 800223a: 7bfb ldrb r3, [r7, #15] } - 8002198: 4618 mov r0, r3 - 800219a: 3710 adds r7, #16 - 800219c: 46bd mov sp, r7 - 800219e: bd80 pop {r7, pc} - 80021a0: 200002c8 .word 0x200002c8 + 800223c: 4618 mov r0, r3 + 800223e: 3710 adds r7, #16 + 8002240: 46bd mov sp, r7 + 8002242: bd80 pop {r7, pc} + 8002244: 200002c8 .word 0x200002c8 -080021a4 : +08002248 : /** * @brief Enables transmission mode on RS-485 transceiver. */ void rs485_enable_tx(void) { - 80021a4: b580 push {r7, lr} - 80021a6: af00 add r7, sp, #0 + 8002248: b580 push {r7, lr} + 800224a: af00 add r7, sp, #0 /* Set TX EN pin high to enable transmitter */ HAL_GPIO_WritePin(RS485_TX_EN_PORT, RS485_TX_EN_PIN, GPIO_PIN_SET); - 80021a8: 2201 movs r2, #1 - 80021aa: f44f 5180 mov.w r1, #4096 @ 0x1000 - 80021ae: 4802 ldr r0, [pc, #8] @ (80021b8 ) - 80021b0: f000 ffef bl 8003192 + 800224c: 2201 movs r2, #1 + 800224e: f44f 5180 mov.w r1, #4096 @ 0x1000 + 8002252: 4802 ldr r0, [pc, #8] @ (800225c ) + 8002254: f000 ffef bl 8003236 } - 80021b4: bf00 nop - 80021b6: bd80 pop {r7, pc} - 80021b8: 40010800 .word 0x40010800 + 8002258: bf00 nop + 800225a: bd80 pop {r7, pc} + 800225c: 40010800 .word 0x40010800 -080021bc : +08002260 : /** * @brief Disables transmission mode on RS-485 transceiver. */ void rs485_disable_tx(void) { - 80021bc: b580 push {r7, lr} - 80021be: af00 add r7, sp, #0 + 8002260: b580 push {r7, lr} + 8002262: af00 add r7, sp, #0 /* Set TX EN pin low to disable transmitter */ HAL_GPIO_WritePin(RS485_TX_EN_PORT, RS485_TX_EN_PIN, GPIO_PIN_RESET); - 80021c0: 2200 movs r2, #0 - 80021c2: f44f 5180 mov.w r1, #4096 @ 0x1000 - 80021c6: 4802 ldr r0, [pc, #8] @ (80021d0 ) - 80021c8: f000 ffe3 bl 8003192 + 8002264: 2200 movs r2, #0 + 8002266: f44f 5180 mov.w r1, #4096 @ 0x1000 + 800226a: 4802 ldr r0, [pc, #8] @ (8002274 ) + 800226c: f000 ffe3 bl 8003236 } - 80021cc: bf00 nop - 80021ce: bd80 pop {r7, pc} - 80021d0: 40010800 .word 0x40010800 + 8002270: bf00 nop + 8002272: bd80 pop {r7, pc} + 8002274: 40010800 .word 0x40010800 -080021d4 : +08002278 : /** * @brief Configures GPIOs for address detection. */ static void rs485_configure_gpio_address(void) { - 80021d4: b580 push {r7, lr} - 80021d6: b086 sub sp, #24 - 80021d8: af00 add r7, sp, #0 + 8002278: b580 push {r7, lr} + 800227a: b086 sub sp, #24 + 800227c: af00 add r7, sp, #0 GPIO_InitTypeDef GPIO_InitStruct = {0}; - 80021da: f107 0308 add.w r3, r7, #8 - 80021de: 2200 movs r2, #0 - 80021e0: 601a str r2, [r3, #0] - 80021e2: 605a str r2, [r3, #4] - 80021e4: 609a str r2, [r3, #8] - 80021e6: 60da str r2, [r3, #12] + 800227e: f107 0308 add.w r3, r7, #8 + 8002282: 2200 movs r2, #0 + 8002284: 601a str r2, [r3, #0] + 8002286: 605a str r2, [r3, #4] + 8002288: 609a str r2, [r3, #8] + 800228a: 60da str r2, [r3, #12] /* Enable clock for GPIOA and GPIOB */ __HAL_RCC_GPIOA_CLK_ENABLE(); - 80021e8: 4b1a ldr r3, [pc, #104] @ (8002254 ) - 80021ea: 699b ldr r3, [r3, #24] - 80021ec: 4a19 ldr r2, [pc, #100] @ (8002254 ) - 80021ee: f043 0304 orr.w r3, r3, #4 - 80021f2: 6193 str r3, [r2, #24] - 80021f4: 4b17 ldr r3, [pc, #92] @ (8002254 ) - 80021f6: 699b ldr r3, [r3, #24] - 80021f8: f003 0304 and.w r3, r3, #4 - 80021fc: 607b str r3, [r7, #4] - 80021fe: 687b ldr r3, [r7, #4] + 800228c: 4b1a ldr r3, [pc, #104] @ (80022f8 ) + 800228e: 699b ldr r3, [r3, #24] + 8002290: 4a19 ldr r2, [pc, #100] @ (80022f8 ) + 8002292: f043 0304 orr.w r3, r3, #4 + 8002296: 6193 str r3, [r2, #24] + 8002298: 4b17 ldr r3, [pc, #92] @ (80022f8 ) + 800229a: 699b ldr r3, [r3, #24] + 800229c: f003 0304 and.w r3, r3, #4 + 80022a0: 607b str r3, [r7, #4] + 80022a2: 687b ldr r3, [r7, #4] __HAL_RCC_GPIOB_CLK_ENABLE(); - 8002200: 4b14 ldr r3, [pc, #80] @ (8002254 ) - 8002202: 699b ldr r3, [r3, #24] - 8002204: 4a13 ldr r2, [pc, #76] @ (8002254 ) - 8002206: f043 0308 orr.w r3, r3, #8 - 800220a: 6193 str r3, [r2, #24] - 800220c: 4b11 ldr r3, [pc, #68] @ (8002254 ) - 800220e: 699b ldr r3, [r3, #24] - 8002210: f003 0308 and.w r3, r3, #8 - 8002214: 603b str r3, [r7, #0] - 8002216: 683b ldr r3, [r7, #0] + 80022a4: 4b14 ldr r3, [pc, #80] @ (80022f8 ) + 80022a6: 699b ldr r3, [r3, #24] + 80022a8: 4a13 ldr r2, [pc, #76] @ (80022f8 ) + 80022aa: f043 0308 orr.w r3, r3, #8 + 80022ae: 6193 str r3, [r2, #24] + 80022b0: 4b11 ldr r3, [pc, #68] @ (80022f8 ) + 80022b2: 699b ldr r3, [r3, #24] + 80022b4: f003 0308 and.w r3, r3, #8 + 80022b8: 603b str r3, [r7, #0] + 80022ba: 683b ldr r3, [r7, #0] /* Configure PA2-PA5 as input with pull-up */ GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5; - 8002218: 233c movs r3, #60 @ 0x3c - 800221a: 60bb str r3, [r7, #8] + 80022bc: 233c movs r3, #60 @ 0x3c + 80022be: 60bb str r3, [r7, #8] GPIO_InitStruct.Mode = GPIO_MODE_INPUT; - 800221c: 2300 movs r3, #0 - 800221e: 60fb str r3, [r7, #12] + 80022c0: 2300 movs r3, #0 + 80022c2: 60fb str r3, [r7, #12] GPIO_InitStruct.Pull = GPIO_PULLUP; - 8002220: 2301 movs r3, #1 - 8002222: 613b str r3, [r7, #16] + 80022c4: 2301 movs r3, #1 + 80022c6: 613b str r3, [r7, #16] HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); - 8002224: f107 0308 add.w r3, r7, #8 - 8002228: 4619 mov r1, r3 - 800222a: 480b ldr r0, [pc, #44] @ (8002258 ) - 800222c: f000 fe16 bl 8002e5c + 80022c8: f107 0308 add.w r3, r7, #8 + 80022cc: 4619 mov r1, r3 + 80022ce: 480b ldr r0, [pc, #44] @ (80022fc ) + 80022d0: f000 fe16 bl 8002f00 /* Configure PB12-PB15 as input with pull-up */ GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15; - 8002230: f44f 4370 mov.w r3, #61440 @ 0xf000 - 8002234: 60bb str r3, [r7, #8] + 80022d4: f44f 4370 mov.w r3, #61440 @ 0xf000 + 80022d8: 60bb str r3, [r7, #8] GPIO_InitStruct.Mode = GPIO_MODE_INPUT; - 8002236: 2300 movs r3, #0 - 8002238: 60fb str r3, [r7, #12] + 80022da: 2300 movs r3, #0 + 80022dc: 60fb str r3, [r7, #12] GPIO_InitStruct.Pull = GPIO_PULLUP; - 800223a: 2301 movs r3, #1 - 800223c: 613b str r3, [r7, #16] + 80022de: 2301 movs r3, #1 + 80022e0: 613b str r3, [r7, #16] HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); - 800223e: f107 0308 add.w r3, r7, #8 - 8002242: 4619 mov r1, r3 - 8002244: 4805 ldr r0, [pc, #20] @ (800225c ) - 8002246: f000 fe09 bl 8002e5c + 80022e2: f107 0308 add.w r3, r7, #8 + 80022e6: 4619 mov r1, r3 + 80022e8: 4805 ldr r0, [pc, #20] @ (8002300 ) + 80022ea: f000 fe09 bl 8002f00 } - 800224a: bf00 nop - 800224c: 3718 adds r7, #24 - 800224e: 46bd mov sp, r7 - 8002250: bd80 pop {r7, pc} - 8002252: bf00 nop - 8002254: 40021000 .word 0x40021000 - 8002258: 40010800 .word 0x40010800 - 800225c: 40010c00 .word 0x40010c00 + 80022ee: bf00 nop + 80022f0: 3718 adds r7, #24 + 80022f2: 46bd mov sp, r7 + 80022f4: bd80 pop {r7, pc} + 80022f6: bf00 nop + 80022f8: 40021000 .word 0x40021000 + 80022fc: 40010800 .word 0x40010800 + 8002300: 40010c00 .word 0x40010c00 -08002260 : +08002304 : /** * @brief Configures USART1 for RS-485 communication. */ static void rs485_configure_usart1(void) { - 8002260: b580 push {r7, lr} - 8002262: b082 sub sp, #8 - 8002264: af00 add r7, sp, #0 + 8002304: b580 push {r7, lr} + 8002306: b082 sub sp, #8 + 8002308: af00 add r7, sp, #0 /* Enable clock for USART1 */ __HAL_RCC_USART1_CLK_ENABLE(); - 8002266: 4b18 ldr r3, [pc, #96] @ (80022c8 ) - 8002268: 699b ldr r3, [r3, #24] - 800226a: 4a17 ldr r2, [pc, #92] @ (80022c8 ) - 800226c: f443 4380 orr.w r3, r3, #16384 @ 0x4000 - 8002270: 6193 str r3, [r2, #24] - 8002272: 4b15 ldr r3, [pc, #84] @ (80022c8 ) - 8002274: 699b ldr r3, [r3, #24] - 8002276: f403 4380 and.w r3, r3, #16384 @ 0x4000 - 800227a: 607b str r3, [r7, #4] - 800227c: 687b ldr r3, [r7, #4] + 800230a: 4b18 ldr r3, [pc, #96] @ (800236c ) + 800230c: 699b ldr r3, [r3, #24] + 800230e: 4a17 ldr r2, [pc, #92] @ (800236c ) + 8002310: f443 4380 orr.w r3, r3, #16384 @ 0x4000 + 8002314: 6193 str r3, [r2, #24] + 8002316: 4b15 ldr r3, [pc, #84] @ (800236c ) + 8002318: 699b ldr r3, [r3, #24] + 800231a: f403 4380 and.w r3, r3, #16384 @ 0x4000 + 800231e: 607b str r3, [r7, #4] + 8002320: 687b ldr r3, [r7, #4] huart1.Instance = USART1; - 800227e: 4b13 ldr r3, [pc, #76] @ (80022cc ) - 8002280: 4a13 ldr r2, [pc, #76] @ (80022d0 ) - 8002282: 601a str r2, [r3, #0] + 8002322: 4b13 ldr r3, [pc, #76] @ (8002370 ) + 8002324: 4a13 ldr r2, [pc, #76] @ (8002374 ) + 8002326: 601a str r2, [r3, #0] huart1.Init.BaudRate = 9600; /*!< Default baud rate for RS-485 */ - 8002284: 4b11 ldr r3, [pc, #68] @ (80022cc ) - 8002286: f44f 5216 mov.w r2, #9600 @ 0x2580 - 800228a: 605a str r2, [r3, #4] + 8002328: 4b11 ldr r3, [pc, #68] @ (8002370 ) + 800232a: f44f 5216 mov.w r2, #9600 @ 0x2580 + 800232e: 605a str r2, [r3, #4] huart1.Init.WordLength = UART_WORDLENGTH_8B; - 800228c: 4b0f ldr r3, [pc, #60] @ (80022cc ) - 800228e: 2200 movs r2, #0 - 8002290: 609a str r2, [r3, #8] + 8002330: 4b0f ldr r3, [pc, #60] @ (8002370 ) + 8002332: 2200 movs r2, #0 + 8002334: 609a str r2, [r3, #8] huart1.Init.StopBits = UART_STOPBITS_1; - 8002292: 4b0e ldr r3, [pc, #56] @ (80022cc ) - 8002294: 2200 movs r2, #0 - 8002296: 60da str r2, [r3, #12] + 8002336: 4b0e ldr r3, [pc, #56] @ (8002370 ) + 8002338: 2200 movs r2, #0 + 800233a: 60da str r2, [r3, #12] huart1.Init.Parity = UART_PARITY_NONE; - 8002298: 4b0c ldr r3, [pc, #48] @ (80022cc ) - 800229a: 2200 movs r2, #0 - 800229c: 611a str r2, [r3, #16] + 800233c: 4b0c ldr r3, [pc, #48] @ (8002370 ) + 800233e: 2200 movs r2, #0 + 8002340: 611a str r2, [r3, #16] huart1.Init.Mode = UART_MODE_TX_RX; - 800229e: 4b0b ldr r3, [pc, #44] @ (80022cc ) - 80022a0: 220c movs r2, #12 - 80022a2: 615a str r2, [r3, #20] + 8002342: 4b0b ldr r3, [pc, #44] @ (8002370 ) + 8002344: 220c movs r2, #12 + 8002346: 615a str r2, [r3, #20] huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE; /*!< Use NONE as TX enable */ - 80022a4: 4b09 ldr r3, [pc, #36] @ (80022cc ) - 80022a6: 2200 movs r2, #0 - 80022a8: 619a str r2, [r3, #24] + 8002348: 4b09 ldr r3, [pc, #36] @ (8002370 ) + 800234a: 2200 movs r2, #0 + 800234c: 619a str r2, [r3, #24] huart1.Init.OverSampling = UART_OVERSAMPLING_16; - 80022aa: 4b08 ldr r3, [pc, #32] @ (80022cc ) - 80022ac: 2200 movs r2, #0 - 80022ae: 61da str r2, [r3, #28] + 800234e: 4b08 ldr r3, [pc, #32] @ (8002370 ) + 8002350: 2200 movs r2, #0 + 8002352: 61da str r2, [r3, #28] if (HAL_UART_Init(&huart1) != HAL_OK) - 80022b0: 4806 ldr r0, [pc, #24] @ (80022cc ) - 80022b2: f003 f88d bl 80053d0 - 80022b6: 4603 mov r3, r0 - 80022b8: 2b00 cmp r3, #0 - 80022ba: d001 beq.n 80022c0 + 8002354: 4806 ldr r0, [pc, #24] @ (8002370 ) + 8002356: f003 f88d bl 8005474 + 800235a: 4603 mov r3, r0 + 800235c: 2b00 cmp r3, #0 + 800235e: d001 beq.n 8002364 { /* Initialization Error */ while(1); - 80022bc: bf00 nop - 80022be: e7fd b.n 80022bc + 8002360: bf00 nop + 8002362: e7fd b.n 8002360 } } - 80022c0: bf00 nop - 80022c2: 3708 adds r7, #8 - 80022c4: 46bd mov sp, r7 - 80022c6: bd80 pop {r7, pc} - 80022c8: 40021000 .word 0x40021000 - 80022cc: 200002c8 .word 0x200002c8 - 80022d0: 40013800 .word 0x40013800 + 8002364: bf00 nop + 8002366: 3708 adds r7, #8 + 8002368: 46bd mov sp, r7 + 800236a: bd80 pop {r7, pc} + 800236c: 40021000 .word 0x40021000 + 8002370: 200002c8 .word 0x200002c8 + 8002374: 40013800 .word 0x40013800 -080022d4 : +08002378 : /* USER CODE END 0 */ /** * Initializes the Global MSP. */ void HAL_MspInit(void) { - 80022d4: b480 push {r7} - 80022d6: b085 sub sp, #20 - 80022d8: af00 add r7, sp, #0 + 8002378: b480 push {r7} + 800237a: b085 sub sp, #20 + 800237c: af00 add r7, sp, #0 /* USER CODE BEGIN MspInit 0 */ /* USER CODE END MspInit 0 */ __HAL_RCC_AFIO_CLK_ENABLE(); - 80022da: 4b15 ldr r3, [pc, #84] @ (8002330 ) - 80022dc: 699b ldr r3, [r3, #24] - 80022de: 4a14 ldr r2, [pc, #80] @ (8002330 ) - 80022e0: f043 0301 orr.w r3, r3, #1 - 80022e4: 6193 str r3, [r2, #24] - 80022e6: 4b12 ldr r3, [pc, #72] @ (8002330 ) - 80022e8: 699b ldr r3, [r3, #24] - 80022ea: f003 0301 and.w r3, r3, #1 - 80022ee: 60bb str r3, [r7, #8] - 80022f0: 68bb ldr r3, [r7, #8] + 800237e: 4b15 ldr r3, [pc, #84] @ (80023d4 ) + 8002380: 699b ldr r3, [r3, #24] + 8002382: 4a14 ldr r2, [pc, #80] @ (80023d4 ) + 8002384: f043 0301 orr.w r3, r3, #1 + 8002388: 6193 str r3, [r2, #24] + 800238a: 4b12 ldr r3, [pc, #72] @ (80023d4 ) + 800238c: 699b ldr r3, [r3, #24] + 800238e: f003 0301 and.w r3, r3, #1 + 8002392: 60bb str r3, [r7, #8] + 8002394: 68bb ldr r3, [r7, #8] __HAL_RCC_PWR_CLK_ENABLE(); - 80022f2: 4b0f ldr r3, [pc, #60] @ (8002330 ) - 80022f4: 69db ldr r3, [r3, #28] - 80022f6: 4a0e ldr r2, [pc, #56] @ (8002330 ) - 80022f8: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000 - 80022fc: 61d3 str r3, [r2, #28] - 80022fe: 4b0c ldr r3, [pc, #48] @ (8002330 ) - 8002300: 69db ldr r3, [r3, #28] - 8002302: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 - 8002306: 607b str r3, [r7, #4] - 8002308: 687b ldr r3, [r7, #4] + 8002396: 4b0f ldr r3, [pc, #60] @ (80023d4 ) + 8002398: 69db ldr r3, [r3, #28] + 800239a: 4a0e ldr r2, [pc, #56] @ (80023d4 ) + 800239c: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000 + 80023a0: 61d3 str r3, [r2, #28] + 80023a2: 4b0c ldr r3, [pc, #48] @ (80023d4 ) + 80023a4: 69db ldr r3, [r3, #28] + 80023a6: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 + 80023aa: 607b str r3, [r7, #4] + 80023ac: 687b ldr r3, [r7, #4] /* System interrupt init*/ /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled */ __HAL_AFIO_REMAP_SWJ_NOJTAG(); - 800230a: 4b0a ldr r3, [pc, #40] @ (8002334 ) - 800230c: 685b ldr r3, [r3, #4] - 800230e: 60fb str r3, [r7, #12] - 8002310: 68fb ldr r3, [r7, #12] - 8002312: f023 63e0 bic.w r3, r3, #117440512 @ 0x7000000 - 8002316: 60fb str r3, [r7, #12] - 8002318: 68fb ldr r3, [r7, #12] - 800231a: f043 7300 orr.w r3, r3, #33554432 @ 0x2000000 - 800231e: 60fb str r3, [r7, #12] - 8002320: 4a04 ldr r2, [pc, #16] @ (8002334 ) - 8002322: 68fb ldr r3, [r7, #12] - 8002324: 6053 str r3, [r2, #4] + 80023ae: 4b0a ldr r3, [pc, #40] @ (80023d8 ) + 80023b0: 685b ldr r3, [r3, #4] + 80023b2: 60fb str r3, [r7, #12] + 80023b4: 68fb ldr r3, [r7, #12] + 80023b6: f023 63e0 bic.w r3, r3, #117440512 @ 0x7000000 + 80023ba: 60fb str r3, [r7, #12] + 80023bc: 68fb ldr r3, [r7, #12] + 80023be: f043 7300 orr.w r3, r3, #33554432 @ 0x2000000 + 80023c2: 60fb str r3, [r7, #12] + 80023c4: 4a04 ldr r2, [pc, #16] @ (80023d8 ) + 80023c6: 68fb ldr r3, [r7, #12] + 80023c8: 6053 str r3, [r2, #4] /* USER CODE BEGIN MspInit 1 */ /* USER CODE END MspInit 1 */ } - 8002326: bf00 nop - 8002328: 3714 adds r7, #20 - 800232a: 46bd mov sp, r7 - 800232c: bc80 pop {r7} - 800232e: 4770 bx lr - 8002330: 40021000 .word 0x40021000 - 8002334: 40010000 .word 0x40010000 + 80023ca: bf00 nop + 80023cc: 3714 adds r7, #20 + 80023ce: 46bd mov sp, r7 + 80023d0: bc80 pop {r7} + 80023d2: 4770 bx lr + 80023d4: 40021000 .word 0x40021000 + 80023d8: 40010000 .word 0x40010000 -08002338 : +080023dc : /******************************************************************************/ /** * @brief This function handles Non maskable interrupt. */ void NMI_Handler(void) { - 8002338: b480 push {r7} - 800233a: af00 add r7, sp, #0 + 80023dc: b480 push {r7} + 80023de: af00 add r7, sp, #0 /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ /* USER CODE END NonMaskableInt_IRQn 0 */ /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ while (1) - 800233c: bf00 nop - 800233e: e7fd b.n 800233c + 80023e0: bf00 nop + 80023e2: e7fd b.n 80023e0 -08002340 : +080023e4 : /** * @brief This function handles Hard fault interrupt. */ void HardFault_Handler(void) { - 8002340: b480 push {r7} - 8002342: af00 add r7, sp, #0 + 80023e4: b480 push {r7} + 80023e6: af00 add r7, sp, #0 /* USER CODE BEGIN HardFault_IRQn 0 */ /* USER CODE END HardFault_IRQn 0 */ while (1) - 8002344: bf00 nop - 8002346: e7fd b.n 8002344 + 80023e8: bf00 nop + 80023ea: e7fd b.n 80023e8 -08002348 : +080023ec : /** * @brief This function handles Memory management fault. */ void MemManage_Handler(void) { - 8002348: b480 push {r7} - 800234a: af00 add r7, sp, #0 + 80023ec: b480 push {r7} + 80023ee: af00 add r7, sp, #0 /* USER CODE BEGIN MemoryManagement_IRQn 0 */ /* USER CODE END MemoryManagement_IRQn 0 */ while (1) - 800234c: bf00 nop - 800234e: e7fd b.n 800234c + 80023f0: bf00 nop + 80023f2: e7fd b.n 80023f0 -08002350 : +080023f4 : /** * @brief This function handles Prefetch fault, memory access fault. */ void BusFault_Handler(void) { - 8002350: b480 push {r7} - 8002352: af00 add r7, sp, #0 + 80023f4: b480 push {r7} + 80023f6: af00 add r7, sp, #0 /* USER CODE BEGIN BusFault_IRQn 0 */ /* USER CODE END BusFault_IRQn 0 */ while (1) - 8002354: bf00 nop - 8002356: e7fd b.n 8002354 + 80023f8: bf00 nop + 80023fa: e7fd b.n 80023f8 -08002358 : +080023fc : /** * @brief This function handles Undefined instruction or illegal state. */ void UsageFault_Handler(void) { - 8002358: b480 push {r7} - 800235a: af00 add r7, sp, #0 + 80023fc: b480 push {r7} + 80023fe: af00 add r7, sp, #0 /* USER CODE BEGIN UsageFault_IRQn 0 */ /* USER CODE END UsageFault_IRQn 0 */ while (1) - 800235c: bf00 nop - 800235e: e7fd b.n 800235c + 8002400: bf00 nop + 8002402: e7fd b.n 8002400 -08002360 : +08002404 : /** * @brief This function handles System service call via SWI instruction. */ void SVC_Handler(void) { - 8002360: b480 push {r7} - 8002362: af00 add r7, sp, #0 + 8002404: b480 push {r7} + 8002406: af00 add r7, sp, #0 /* USER CODE END SVCall_IRQn 0 */ /* USER CODE BEGIN SVCall_IRQn 1 */ /* USER CODE END SVCall_IRQn 1 */ } - 8002364: bf00 nop - 8002366: 46bd mov sp, r7 - 8002368: bc80 pop {r7} - 800236a: 4770 bx lr + 8002408: bf00 nop + 800240a: 46bd mov sp, r7 + 800240c: bc80 pop {r7} + 800240e: 4770 bx lr -0800236c : +08002410 : /** * @brief This function handles Debug monitor. */ void DebugMon_Handler(void) { - 800236c: b480 push {r7} - 800236e: af00 add r7, sp, #0 + 8002410: b480 push {r7} + 8002412: af00 add r7, sp, #0 /* USER CODE END DebugMonitor_IRQn 0 */ /* USER CODE BEGIN DebugMonitor_IRQn 1 */ /* USER CODE END DebugMonitor_IRQn 1 */ } - 8002370: bf00 nop - 8002372: 46bd mov sp, r7 - 8002374: bc80 pop {r7} - 8002376: 4770 bx lr + 8002414: bf00 nop + 8002416: 46bd mov sp, r7 + 8002418: bc80 pop {r7} + 800241a: 4770 bx lr -08002378 : +0800241c : /** * @brief This function handles Pendable request for system service. */ void PendSV_Handler(void) { - 8002378: b480 push {r7} - 800237a: af00 add r7, sp, #0 + 800241c: b480 push {r7} + 800241e: af00 add r7, sp, #0 /* USER CODE END PendSV_IRQn 0 */ /* USER CODE BEGIN PendSV_IRQn 1 */ /* USER CODE END PendSV_IRQn 1 */ } - 800237c: bf00 nop - 800237e: 46bd mov sp, r7 - 8002380: bc80 pop {r7} - 8002382: 4770 bx lr + 8002420: bf00 nop + 8002422: 46bd mov sp, r7 + 8002424: bc80 pop {r7} + 8002426: 4770 bx lr -08002384 : +08002428 : /** * @brief This function handles System tick timer. */ void SysTick_Handler(void) { - 8002384: b580 push {r7, lr} - 8002386: af00 add r7, sp, #0 + 8002428: b580 push {r7, lr} + 800242a: af00 add r7, sp, #0 /* USER CODE BEGIN SysTick_IRQn 0 */ /* USER CODE END SysTick_IRQn 0 */ HAL_IncTick(); - 8002388: f000 f97a bl 8002680 + 800242c: f000 f97a bl 8002724 /* USER CODE BEGIN SysTick_IRQn 1 */ /* USER CODE END SysTick_IRQn 1 */ } - 800238c: bf00 nop - 800238e: bd80 pop {r7, pc} + 8002430: bf00 nop + 8002432: bd80 pop {r7, pc} -08002390 : +08002434 : /** * @brief This function handles TIM3 global interrupt. */ void TIM3_IRQHandler(void) { - 8002390: b580 push {r7, lr} - 8002392: af00 add r7, sp, #0 + 8002434: b580 push {r7, lr} + 8002436: af00 add r7, sp, #0 /* USER CODE BEGIN TIM3_IRQn 0 */ /* USER CODE END TIM3_IRQn 0 */ HAL_TIM_IRQHandler(&htim3); - 8002394: 4802 ldr r0, [pc, #8] @ (80023a0 ) - 8002396: f002 fccb bl 8004d30 + 8002438: 4802 ldr r0, [pc, #8] @ (8002444 ) + 800243a: f002 fccb bl 8004dd4 /* USER CODE BEGIN TIM3_IRQn 1 */ /* USER CODE END TIM3_IRQn 1 */ } - 800239a: bf00 nop - 800239c: bd80 pop {r7, pc} - 800239e: bf00 nop - 80023a0: 20000310 .word 0x20000310 + 800243e: bf00 nop + 8002440: bd80 pop {r7, pc} + 8002442: bf00 nop + 8002444: 20000310 .word 0x20000310 -080023a4 : +08002448 : /** * @brief This function handles USART1 global interrupt. */ void USART1_IRQHandler(void) { - 80023a4: b580 push {r7, lr} - 80023a6: af00 add r7, sp, #0 + 8002448: b580 push {r7, lr} + 800244a: af00 add r7, sp, #0 /* USER CODE BEGIN USART1_IRQn 0 */ /* USER CODE END USART1_IRQn 0 */ HAL_UART_IRQHandler(&huart1); - 80023a8: 4802 ldr r0, [pc, #8] @ (80023b4 ) - 80023aa: f003 f8ed bl 8005588 + 800244c: 4802 ldr r0, [pc, #8] @ (8002458 ) + 800244e: f003 f8ed bl 800562c /* USER CODE BEGIN USART1_IRQn 1 */ /* USER CODE END USART1_IRQn 1 */ } - 80023ae: bf00 nop - 80023b0: bd80 pop {r7, pc} - 80023b2: bf00 nop - 80023b4: 20000358 .word 0x20000358 + 8002452: bf00 nop + 8002454: bd80 pop {r7, pc} + 8002456: bf00 nop + 8002458: 20000358 .word 0x20000358 -080023b8 : +0800245c : * @note This function should be used only after reset. * @param None * @retval None */ void SystemInit (void) { - 80023b8: b480 push {r7} - 80023ba: af00 add r7, sp, #0 + 800245c: b480 push {r7} + 800245e: af00 add r7, sp, #0 /* Configure the Vector Table location -------------------------------------*/ #if defined(USER_VECT_TAB_ADDRESS) SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */ #endif /* USER_VECT_TAB_ADDRESS */ } - 80023bc: bf00 nop - 80023be: 46bd mov sp, r7 - 80023c0: bc80 pop {r7} - 80023c2: 4770 bx lr + 8002460: bf00 nop + 8002462: 46bd mov sp, r7 + 8002464: bc80 pop {r7} + 8002466: 4770 bx lr -080023c4 : +08002468 : TIM_HandleTypeDef htim3; /* TIM3 init function */ void MX_TIM3_Init(void) { - 80023c4: b580 push {r7, lr} - 80023c6: b086 sub sp, #24 - 80023c8: af00 add r7, sp, #0 + 8002468: b580 push {r7, lr} + 800246a: b086 sub sp, #24 + 800246c: af00 add r7, sp, #0 /* USER CODE BEGIN TIM3_Init 0 */ /* USER CODE END TIM3_Init 0 */ TIM_ClockConfigTypeDef sClockSourceConfig = {0}; - 80023ca: f107 0308 add.w r3, r7, #8 - 80023ce: 2200 movs r2, #0 - 80023d0: 601a str r2, [r3, #0] - 80023d2: 605a str r2, [r3, #4] - 80023d4: 609a str r2, [r3, #8] - 80023d6: 60da str r2, [r3, #12] + 800246e: f107 0308 add.w r3, r7, #8 + 8002472: 2200 movs r2, #0 + 8002474: 601a str r2, [r3, #0] + 8002476: 605a str r2, [r3, #4] + 8002478: 609a str r2, [r3, #8] + 800247a: 60da str r2, [r3, #12] TIM_MasterConfigTypeDef sMasterConfig = {0}; - 80023d8: 463b mov r3, r7 - 80023da: 2200 movs r2, #0 - 80023dc: 601a str r2, [r3, #0] - 80023de: 605a str r2, [r3, #4] + 800247c: 463b mov r3, r7 + 800247e: 2200 movs r2, #0 + 8002480: 601a str r2, [r3, #0] + 8002482: 605a str r2, [r3, #4] /* USER CODE BEGIN TIM3_Init 1 */ /* USER CODE END TIM3_Init 1 */ htim3.Instance = TIM3; - 80023e0: 4b1d ldr r3, [pc, #116] @ (8002458 ) - 80023e2: 4a1e ldr r2, [pc, #120] @ (800245c ) - 80023e4: 601a str r2, [r3, #0] + 8002484: 4b1d ldr r3, [pc, #116] @ (80024fc ) + 8002486: 4a1e ldr r2, [pc, #120] @ (8002500 ) + 8002488: 601a str r2, [r3, #0] htim3.Init.Prescaler = 2; - 80023e6: 4b1c ldr r3, [pc, #112] @ (8002458 ) - 80023e8: 2202 movs r2, #2 - 80023ea: 605a str r2, [r3, #4] + 800248a: 4b1c ldr r3, [pc, #112] @ (80024fc ) + 800248c: 2202 movs r2, #2 + 800248e: 605a str r2, [r3, #4] htim3.Init.CounterMode = TIM_COUNTERMODE_UP; - 80023ec: 4b1a ldr r3, [pc, #104] @ (8002458 ) - 80023ee: 2200 movs r2, #0 - 80023f0: 609a str r2, [r3, #8] + 8002490: 4b1a ldr r3, [pc, #104] @ (80024fc ) + 8002492: 2200 movs r2, #0 + 8002494: 609a str r2, [r3, #8] htim3.Init.Period = 999; - 80023f2: 4b19 ldr r3, [pc, #100] @ (8002458 ) - 80023f4: f240 32e7 movw r2, #999 @ 0x3e7 - 80023f8: 60da str r2, [r3, #12] + 8002496: 4b19 ldr r3, [pc, #100] @ (80024fc ) + 8002498: f240 32e7 movw r2, #999 @ 0x3e7 + 800249c: 60da str r2, [r3, #12] htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1; - 80023fa: 4b17 ldr r3, [pc, #92] @ (8002458 ) - 80023fc: 2200 movs r2, #0 - 80023fe: 611a str r2, [r3, #16] + 800249e: 4b17 ldr r3, [pc, #92] @ (80024fc ) + 80024a0: 2200 movs r2, #0 + 80024a2: 611a str r2, [r3, #16] htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE; - 8002400: 4b15 ldr r3, [pc, #84] @ (8002458 ) - 8002402: 2280 movs r2, #128 @ 0x80 - 8002404: 619a str r2, [r3, #24] + 80024a4: 4b15 ldr r3, [pc, #84] @ (80024fc ) + 80024a6: 2280 movs r2, #128 @ 0x80 + 80024a8: 619a str r2, [r3, #24] if (HAL_TIM_Base_Init(&htim3) != HAL_OK) - 8002406: 4814 ldr r0, [pc, #80] @ (8002458 ) - 8002408: f002 fbf0 bl 8004bec - 800240c: 4603 mov r3, r0 - 800240e: 2b00 cmp r3, #0 - 8002410: d001 beq.n 8002416 + 80024aa: 4814 ldr r0, [pc, #80] @ (80024fc ) + 80024ac: f002 fbf0 bl 8004c90 + 80024b0: 4603 mov r3, r0 + 80024b2: 2b00 cmp r3, #0 + 80024b4: d001 beq.n 80024ba { Error_Handler(); - 8002412: f7ff fe65 bl 80020e0 + 80024b6: f7ff fe65 bl 8002184 } sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; - 8002416: f44f 5380 mov.w r3, #4096 @ 0x1000 - 800241a: 60bb str r3, [r7, #8] + 80024ba: f44f 5380 mov.w r3, #4096 @ 0x1000 + 80024be: 60bb str r3, [r7, #8] if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) - 800241c: f107 0308 add.w r3, r7, #8 - 8002420: 4619 mov r1, r3 - 8002422: 480d ldr r0, [pc, #52] @ (8002458 ) - 8002424: f002 fd74 bl 8004f10 - 8002428: 4603 mov r3, r0 - 800242a: 2b00 cmp r3, #0 - 800242c: d001 beq.n 8002432 + 80024c0: f107 0308 add.w r3, r7, #8 + 80024c4: 4619 mov r1, r3 + 80024c6: 480d ldr r0, [pc, #52] @ (80024fc ) + 80024c8: f002 fd74 bl 8004fb4 + 80024cc: 4603 mov r3, r0 + 80024ce: 2b00 cmp r3, #0 + 80024d0: d001 beq.n 80024d6 { Error_Handler(); - 800242e: f7ff fe57 bl 80020e0 + 80024d2: f7ff fe57 bl 8002184 } sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET; - 8002432: 2300 movs r3, #0 - 8002434: 603b str r3, [r7, #0] + 80024d6: 2300 movs r3, #0 + 80024d8: 603b str r3, [r7, #0] sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE; - 8002436: 2300 movs r3, #0 - 8002438: 607b str r3, [r7, #4] + 80024da: 2300 movs r3, #0 + 80024dc: 607b str r3, [r7, #4] if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) - 800243a: 463b mov r3, r7 - 800243c: 4619 mov r1, r3 - 800243e: 4806 ldr r0, [pc, #24] @ (8002458 ) - 8002440: f002 ff56 bl 80052f0 - 8002444: 4603 mov r3, r0 - 8002446: 2b00 cmp r3, #0 - 8002448: d001 beq.n 800244e + 80024de: 463b mov r3, r7 + 80024e0: 4619 mov r1, r3 + 80024e2: 4806 ldr r0, [pc, #24] @ (80024fc ) + 80024e4: f002 ff56 bl 8005394 + 80024e8: 4603 mov r3, r0 + 80024ea: 2b00 cmp r3, #0 + 80024ec: d001 beq.n 80024f2 { Error_Handler(); - 800244a: f7ff fe49 bl 80020e0 + 80024ee: f7ff fe49 bl 8002184 } /* USER CODE BEGIN TIM3_Init 2 */ /* USER CODE END TIM3_Init 2 */ } - 800244e: bf00 nop - 8002450: 3718 adds r7, #24 - 8002452: 46bd mov sp, r7 - 8002454: bd80 pop {r7, pc} - 8002456: bf00 nop - 8002458: 20000310 .word 0x20000310 - 800245c: 40000400 .word 0x40000400 + 80024f2: bf00 nop + 80024f4: 3718 adds r7, #24 + 80024f6: 46bd mov sp, r7 + 80024f8: bd80 pop {r7, pc} + 80024fa: bf00 nop + 80024fc: 20000310 .word 0x20000310 + 8002500: 40000400 .word 0x40000400 -08002460 : +08002504 : void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle) { - 8002460: b580 push {r7, lr} - 8002462: b084 sub sp, #16 - 8002464: af00 add r7, sp, #0 - 8002466: 6078 str r0, [r7, #4] + 8002504: b580 push {r7, lr} + 8002506: b084 sub sp, #16 + 8002508: af00 add r7, sp, #0 + 800250a: 6078 str r0, [r7, #4] if(tim_baseHandle->Instance==TIM3) - 8002468: 687b ldr r3, [r7, #4] - 800246a: 681b ldr r3, [r3, #0] - 800246c: 4a0d ldr r2, [pc, #52] @ (80024a4 ) - 800246e: 4293 cmp r3, r2 - 8002470: d113 bne.n 800249a + 800250c: 687b ldr r3, [r7, #4] + 800250e: 681b ldr r3, [r3, #0] + 8002510: 4a0d ldr r2, [pc, #52] @ (8002548 ) + 8002512: 4293 cmp r3, r2 + 8002514: d113 bne.n 800253e { /* USER CODE BEGIN TIM3_MspInit 0 */ /* USER CODE END TIM3_MspInit 0 */ /* TIM3 clock enable */ __HAL_RCC_TIM3_CLK_ENABLE(); - 8002472: 4b0d ldr r3, [pc, #52] @ (80024a8 ) - 8002474: 69db ldr r3, [r3, #28] - 8002476: 4a0c ldr r2, [pc, #48] @ (80024a8 ) - 8002478: f043 0302 orr.w r3, r3, #2 - 800247c: 61d3 str r3, [r2, #28] - 800247e: 4b0a ldr r3, [pc, #40] @ (80024a8 ) - 8002480: 69db ldr r3, [r3, #28] - 8002482: f003 0302 and.w r3, r3, #2 - 8002486: 60fb str r3, [r7, #12] - 8002488: 68fb ldr r3, [r7, #12] + 8002516: 4b0d ldr r3, [pc, #52] @ (800254c ) + 8002518: 69db ldr r3, [r3, #28] + 800251a: 4a0c ldr r2, [pc, #48] @ (800254c ) + 800251c: f043 0302 orr.w r3, r3, #2 + 8002520: 61d3 str r3, [r2, #28] + 8002522: 4b0a ldr r3, [pc, #40] @ (800254c ) + 8002524: 69db ldr r3, [r3, #28] + 8002526: f003 0302 and.w r3, r3, #2 + 800252a: 60fb str r3, [r7, #12] + 800252c: 68fb ldr r3, [r7, #12] /* TIM3 interrupt Init */ HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0); - 800248a: 2200 movs r2, #0 - 800248c: 2100 movs r1, #0 - 800248e: 201d movs r0, #29 - 8002490: f000 fbfb bl 8002c8a + 800252e: 2200 movs r2, #0 + 8002530: 2100 movs r1, #0 + 8002532: 201d movs r0, #29 + 8002534: f000 fbfb bl 8002d2e HAL_NVIC_EnableIRQ(TIM3_IRQn); - 8002494: 201d movs r0, #29 - 8002496: f000 fc14 bl 8002cc2 + 8002538: 201d movs r0, #29 + 800253a: f000 fc14 bl 8002d66 /* USER CODE BEGIN TIM3_MspInit 1 */ /* USER CODE END TIM3_MspInit 1 */ } } - 800249a: bf00 nop - 800249c: 3710 adds r7, #16 - 800249e: 46bd mov sp, r7 - 80024a0: bd80 pop {r7, pc} - 80024a2: bf00 nop - 80024a4: 40000400 .word 0x40000400 - 80024a8: 40021000 .word 0x40021000 + 800253e: bf00 nop + 8002540: 3710 adds r7, #16 + 8002542: 46bd mov sp, r7 + 8002544: bd80 pop {r7, pc} + 8002546: bf00 nop + 8002548: 40000400 .word 0x40000400 + 800254c: 40021000 .word 0x40021000 -080024ac : +08002550 : UART_HandleTypeDef huart1; /* USART1 init function */ void MX_USART1_UART_Init(void) { - 80024ac: b580 push {r7, lr} - 80024ae: af00 add r7, sp, #0 + 8002550: b580 push {r7, lr} + 8002552: af00 add r7, sp, #0 /* USER CODE END USART1_Init 0 */ /* USER CODE BEGIN USART1_Init 1 */ /* USER CODE END USART1_Init 1 */ huart1.Instance = USART1; - 80024b0: 4b11 ldr r3, [pc, #68] @ (80024f8 ) - 80024b2: 4a12 ldr r2, [pc, #72] @ (80024fc ) - 80024b4: 601a str r2, [r3, #0] + 8002554: 4b11 ldr r3, [pc, #68] @ (800259c ) + 8002556: 4a12 ldr r2, [pc, #72] @ (80025a0 ) + 8002558: 601a str r2, [r3, #0] huart1.Init.BaudRate = 115200; - 80024b6: 4b10 ldr r3, [pc, #64] @ (80024f8 ) - 80024b8: f44f 32e1 mov.w r2, #115200 @ 0x1c200 - 80024bc: 605a str r2, [r3, #4] + 800255a: 4b10 ldr r3, [pc, #64] @ (800259c ) + 800255c: f44f 32e1 mov.w r2, #115200 @ 0x1c200 + 8002560: 605a str r2, [r3, #4] huart1.Init.WordLength = UART_WORDLENGTH_8B; - 80024be: 4b0e ldr r3, [pc, #56] @ (80024f8 ) - 80024c0: 2200 movs r2, #0 - 80024c2: 609a str r2, [r3, #8] + 8002562: 4b0e ldr r3, [pc, #56] @ (800259c ) + 8002564: 2200 movs r2, #0 + 8002566: 609a str r2, [r3, #8] huart1.Init.StopBits = UART_STOPBITS_1; - 80024c4: 4b0c ldr r3, [pc, #48] @ (80024f8 ) - 80024c6: 2200 movs r2, #0 - 80024c8: 60da str r2, [r3, #12] + 8002568: 4b0c ldr r3, [pc, #48] @ (800259c ) + 800256a: 2200 movs r2, #0 + 800256c: 60da str r2, [r3, #12] huart1.Init.Parity = UART_PARITY_NONE; - 80024ca: 4b0b ldr r3, [pc, #44] @ (80024f8 ) - 80024cc: 2200 movs r2, #0 - 80024ce: 611a str r2, [r3, #16] + 800256e: 4b0b ldr r3, [pc, #44] @ (800259c ) + 8002570: 2200 movs r2, #0 + 8002572: 611a str r2, [r3, #16] huart1.Init.Mode = UART_MODE_TX_RX; - 80024d0: 4b09 ldr r3, [pc, #36] @ (80024f8 ) - 80024d2: 220c movs r2, #12 - 80024d4: 615a str r2, [r3, #20] + 8002574: 4b09 ldr r3, [pc, #36] @ (800259c ) + 8002576: 220c movs r2, #12 + 8002578: 615a str r2, [r3, #20] huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE; - 80024d6: 4b08 ldr r3, [pc, #32] @ (80024f8 ) - 80024d8: 2200 movs r2, #0 - 80024da: 619a str r2, [r3, #24] + 800257a: 4b08 ldr r3, [pc, #32] @ (800259c ) + 800257c: 2200 movs r2, #0 + 800257e: 619a str r2, [r3, #24] huart1.Init.OverSampling = UART_OVERSAMPLING_16; - 80024dc: 4b06 ldr r3, [pc, #24] @ (80024f8 ) - 80024de: 2200 movs r2, #0 - 80024e0: 61da str r2, [r3, #28] + 8002580: 4b06 ldr r3, [pc, #24] @ (800259c ) + 8002582: 2200 movs r2, #0 + 8002584: 61da str r2, [r3, #28] if (HAL_UART_Init(&huart1) != HAL_OK) - 80024e2: 4805 ldr r0, [pc, #20] @ (80024f8 ) - 80024e4: f002 ff74 bl 80053d0 - 80024e8: 4603 mov r3, r0 - 80024ea: 2b00 cmp r3, #0 - 80024ec: d001 beq.n 80024f2 + 8002586: 4805 ldr r0, [pc, #20] @ (800259c ) + 8002588: f002 ff74 bl 8005474 + 800258c: 4603 mov r3, r0 + 800258e: 2b00 cmp r3, #0 + 8002590: d001 beq.n 8002596 { Error_Handler(); - 80024ee: f7ff fdf7 bl 80020e0 + 8002592: f7ff fdf7 bl 8002184 } /* USER CODE BEGIN USART1_Init 2 */ /* USER CODE END USART1_Init 2 */ } - 80024f2: bf00 nop - 80024f4: bd80 pop {r7, pc} - 80024f6: bf00 nop - 80024f8: 20000358 .word 0x20000358 - 80024fc: 40013800 .word 0x40013800 + 8002596: bf00 nop + 8002598: bd80 pop {r7, pc} + 800259a: bf00 nop + 800259c: 20000358 .word 0x20000358 + 80025a0: 40013800 .word 0x40013800 -08002500 : +080025a4 : void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle) { - 8002500: b580 push {r7, lr} - 8002502: b088 sub sp, #32 - 8002504: af00 add r7, sp, #0 - 8002506: 6078 str r0, [r7, #4] + 80025a4: b580 push {r7, lr} + 80025a6: b088 sub sp, #32 + 80025a8: af00 add r7, sp, #0 + 80025aa: 6078 str r0, [r7, #4] GPIO_InitTypeDef GPIO_InitStruct = {0}; - 8002508: f107 0310 add.w r3, r7, #16 - 800250c: 2200 movs r2, #0 - 800250e: 601a str r2, [r3, #0] - 8002510: 605a str r2, [r3, #4] - 8002512: 609a str r2, [r3, #8] - 8002514: 60da str r2, [r3, #12] + 80025ac: f107 0310 add.w r3, r7, #16 + 80025b0: 2200 movs r2, #0 + 80025b2: 601a str r2, [r3, #0] + 80025b4: 605a str r2, [r3, #4] + 80025b6: 609a str r2, [r3, #8] + 80025b8: 60da str r2, [r3, #12] if(uartHandle->Instance==USART1) - 8002516: 687b ldr r3, [r7, #4] - 8002518: 681b ldr r3, [r3, #0] - 800251a: 4a20 ldr r2, [pc, #128] @ (800259c ) - 800251c: 4293 cmp r3, r2 - 800251e: d139 bne.n 8002594 + 80025ba: 687b ldr r3, [r7, #4] + 80025bc: 681b ldr r3, [r3, #0] + 80025be: 4a20 ldr r2, [pc, #128] @ (8002640 ) + 80025c0: 4293 cmp r3, r2 + 80025c2: d139 bne.n 8002638 { /* USER CODE BEGIN USART1_MspInit 0 */ /* USER CODE END USART1_MspInit 0 */ /* USART1 clock enable */ __HAL_RCC_USART1_CLK_ENABLE(); - 8002520: 4b1f ldr r3, [pc, #124] @ (80025a0 ) - 8002522: 699b ldr r3, [r3, #24] - 8002524: 4a1e ldr r2, [pc, #120] @ (80025a0 ) - 8002526: f443 4380 orr.w r3, r3, #16384 @ 0x4000 - 800252a: 6193 str r3, [r2, #24] - 800252c: 4b1c ldr r3, [pc, #112] @ (80025a0 ) - 800252e: 699b ldr r3, [r3, #24] - 8002530: f403 4380 and.w r3, r3, #16384 @ 0x4000 - 8002534: 60fb str r3, [r7, #12] - 8002536: 68fb ldr r3, [r7, #12] + 80025c4: 4b1f ldr r3, [pc, #124] @ (8002644 ) + 80025c6: 699b ldr r3, [r3, #24] + 80025c8: 4a1e ldr r2, [pc, #120] @ (8002644 ) + 80025ca: f443 4380 orr.w r3, r3, #16384 @ 0x4000 + 80025ce: 6193 str r3, [r2, #24] + 80025d0: 4b1c ldr r3, [pc, #112] @ (8002644 ) + 80025d2: 699b ldr r3, [r3, #24] + 80025d4: f403 4380 and.w r3, r3, #16384 @ 0x4000 + 80025d8: 60fb str r3, [r7, #12] + 80025da: 68fb ldr r3, [r7, #12] __HAL_RCC_GPIOA_CLK_ENABLE(); - 8002538: 4b19 ldr r3, [pc, #100] @ (80025a0 ) - 800253a: 699b ldr r3, [r3, #24] - 800253c: 4a18 ldr r2, [pc, #96] @ (80025a0 ) - 800253e: f043 0304 orr.w r3, r3, #4 - 8002542: 6193 str r3, [r2, #24] - 8002544: 4b16 ldr r3, [pc, #88] @ (80025a0 ) - 8002546: 699b ldr r3, [r3, #24] - 8002548: f003 0304 and.w r3, r3, #4 - 800254c: 60bb str r3, [r7, #8] - 800254e: 68bb ldr r3, [r7, #8] + 80025dc: 4b19 ldr r3, [pc, #100] @ (8002644 ) + 80025de: 699b ldr r3, [r3, #24] + 80025e0: 4a18 ldr r2, [pc, #96] @ (8002644 ) + 80025e2: f043 0304 orr.w r3, r3, #4 + 80025e6: 6193 str r3, [r2, #24] + 80025e8: 4b16 ldr r3, [pc, #88] @ (8002644 ) + 80025ea: 699b ldr r3, [r3, #24] + 80025ec: f003 0304 and.w r3, r3, #4 + 80025f0: 60bb str r3, [r7, #8] + 80025f2: 68bb ldr r3, [r7, #8] /**USART1 GPIO Configuration PA9 ------> USART1_TX PA10 ------> USART1_RX */ GPIO_InitStruct.Pin = TX_RS485_Pin; - 8002550: f44f 7300 mov.w r3, #512 @ 0x200 - 8002554: 613b str r3, [r7, #16] + 80025f4: f44f 7300 mov.w r3, #512 @ 0x200 + 80025f8: 613b str r3, [r7, #16] GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; - 8002556: 2302 movs r3, #2 - 8002558: 617b str r3, [r7, #20] + 80025fa: 2302 movs r3, #2 + 80025fc: 617b str r3, [r7, #20] GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; - 800255a: 2301 movs r3, #1 - 800255c: 61fb str r3, [r7, #28] + 80025fe: 2301 movs r3, #1 + 8002600: 61fb str r3, [r7, #28] HAL_GPIO_Init(TX_RS485_GPIO_Port, &GPIO_InitStruct); - 800255e: f107 0310 add.w r3, r7, #16 - 8002562: 4619 mov r1, r3 - 8002564: 480f ldr r0, [pc, #60] @ (80025a4 ) - 8002566: f000 fc79 bl 8002e5c + 8002602: f107 0310 add.w r3, r7, #16 + 8002606: 4619 mov r1, r3 + 8002608: 480f ldr r0, [pc, #60] @ (8002648 ) + 800260a: f000 fc79 bl 8002f00 GPIO_InitStruct.Pin = RX_RS485_Pin; - 800256a: f44f 6380 mov.w r3, #1024 @ 0x400 - 800256e: 613b str r3, [r7, #16] + 800260e: f44f 6380 mov.w r3, #1024 @ 0x400 + 8002612: 613b str r3, [r7, #16] GPIO_InitStruct.Mode = GPIO_MODE_INPUT; - 8002570: 2300 movs r3, #0 - 8002572: 617b str r3, [r7, #20] + 8002614: 2300 movs r3, #0 + 8002616: 617b str r3, [r7, #20] GPIO_InitStruct.Pull = GPIO_NOPULL; - 8002574: 2300 movs r3, #0 - 8002576: 61bb str r3, [r7, #24] + 8002618: 2300 movs r3, #0 + 800261a: 61bb str r3, [r7, #24] HAL_GPIO_Init(RX_RS485_GPIO_Port, &GPIO_InitStruct); - 8002578: f107 0310 add.w r3, r7, #16 - 800257c: 4619 mov r1, r3 - 800257e: 4809 ldr r0, [pc, #36] @ (80025a4 ) - 8002580: f000 fc6c bl 8002e5c + 800261c: f107 0310 add.w r3, r7, #16 + 8002620: 4619 mov r1, r3 + 8002622: 4809 ldr r0, [pc, #36] @ (8002648 ) + 8002624: f000 fc6c bl 8002f00 /* USART1 interrupt Init */ HAL_NVIC_SetPriority(USART1_IRQn, 0, 0); - 8002584: 2200 movs r2, #0 - 8002586: 2100 movs r1, #0 - 8002588: 2025 movs r0, #37 @ 0x25 - 800258a: f000 fb7e bl 8002c8a + 8002628: 2200 movs r2, #0 + 800262a: 2100 movs r1, #0 + 800262c: 2025 movs r0, #37 @ 0x25 + 800262e: f000 fb7e bl 8002d2e HAL_NVIC_EnableIRQ(USART1_IRQn); - 800258e: 2025 movs r0, #37 @ 0x25 - 8002590: f000 fb97 bl 8002cc2 + 8002632: 2025 movs r0, #37 @ 0x25 + 8002634: f000 fb97 bl 8002d66 /* USER CODE BEGIN USART1_MspInit 1 */ /* USER CODE END USART1_MspInit 1 */ } } - 8002594: bf00 nop - 8002596: 3720 adds r7, #32 - 8002598: 46bd mov sp, r7 - 800259a: bd80 pop {r7, pc} - 800259c: 40013800 .word 0x40013800 - 80025a0: 40021000 .word 0x40021000 - 80025a4: 40010800 .word 0x40010800 + 8002638: bf00 nop + 800263a: 3720 adds r7, #32 + 800263c: 46bd mov sp, r7 + 800263e: bd80 pop {r7, pc} + 8002640: 40013800 .word 0x40013800 + 8002644: 40021000 .word 0x40021000 + 8002648: 40010800 .word 0x40010800 -080025a8 : +0800264c : .weak Reset_Handler .type Reset_Handler, %function Reset_Handler: /* Call the clock system initialization function.*/ bl SystemInit - 80025a8: f7ff ff06 bl 80023b8 + 800264c: f7ff ff06 bl 800245c /* Copy the data segment initializers from flash to SRAM */ ldr r0, =_sdata - 80025ac: 480b ldr r0, [pc, #44] @ (80025dc ) + 8002650: 480b ldr r0, [pc, #44] @ (8002680 ) ldr r1, =_edata - 80025ae: 490c ldr r1, [pc, #48] @ (80025e0 ) + 8002652: 490c ldr r1, [pc, #48] @ (8002684 ) ldr r2, =_sidata - 80025b0: 4a0c ldr r2, [pc, #48] @ (80025e4 ) + 8002654: 4a0c ldr r2, [pc, #48] @ (8002688 ) movs r3, #0 - 80025b2: 2300 movs r3, #0 + 8002656: 2300 movs r3, #0 b LoopCopyDataInit - 80025b4: e002 b.n 80025bc + 8002658: e002 b.n 8002660 -080025b6 : +0800265a : CopyDataInit: ldr r4, [r2, r3] - 80025b6: 58d4 ldr r4, [r2, r3] + 800265a: 58d4 ldr r4, [r2, r3] str r4, [r0, r3] - 80025b8: 50c4 str r4, [r0, r3] + 800265c: 50c4 str r4, [r0, r3] adds r3, r3, #4 - 80025ba: 3304 adds r3, #4 + 800265e: 3304 adds r3, #4 -080025bc : +08002660 : LoopCopyDataInit: adds r4, r0, r3 - 80025bc: 18c4 adds r4, r0, r3 + 8002660: 18c4 adds r4, r0, r3 cmp r4, r1 - 80025be: 428c cmp r4, r1 + 8002662: 428c cmp r4, r1 bcc CopyDataInit - 80025c0: d3f9 bcc.n 80025b6 + 8002664: d3f9 bcc.n 800265a /* Zero fill the bss segment. */ ldr r2, =_sbss - 80025c2: 4a09 ldr r2, [pc, #36] @ (80025e8 ) + 8002666: 4a09 ldr r2, [pc, #36] @ (800268c ) ldr r4, =_ebss - 80025c4: 4c09 ldr r4, [pc, #36] @ (80025ec ) + 8002668: 4c09 ldr r4, [pc, #36] @ (8002690 ) movs r3, #0 - 80025c6: 2300 movs r3, #0 + 800266a: 2300 movs r3, #0 b LoopFillZerobss - 80025c8: e001 b.n 80025ce + 800266c: e001 b.n 8002672 -080025ca : +0800266e : FillZerobss: str r3, [r2] - 80025ca: 6013 str r3, [r2, #0] + 800266e: 6013 str r3, [r2, #0] adds r2, r2, #4 - 80025cc: 3204 adds r2, #4 + 8002670: 3204 adds r2, #4 -080025ce : +08002672 : LoopFillZerobss: cmp r2, r4 - 80025ce: 42a2 cmp r2, r4 + 8002672: 42a2 cmp r2, r4 bcc FillZerobss - 80025d0: d3fb bcc.n 80025ca + 8002674: d3fb bcc.n 800266e /* Call static constructors */ bl __libc_init_array - 80025d2: f003 fd21 bl 8006018 <__libc_init_array> + 8002676: f003 fd21 bl 80060bc <__libc_init_array> /* Call the application's entry point.*/ bl main - 80025d6: f7ff faef bl 8001bb8
+ 800267a: f7ff faf3 bl 8001c64
bx lr - 80025da: 4770 bx lr + 800267e: 4770 bx lr ldr r0, =_sdata - 80025dc: 20000000 .word 0x20000000 + 8002680: 20000000 .word 0x20000000 ldr r1, =_edata - 80025e0: 20000060 .word 0x20000060 + 8002684: 20000060 .word 0x20000060 ldr r2, =_sidata - 80025e4: 080062e4 .word 0x080062e4 + 8002688: 08006388 .word 0x08006388 ldr r2, =_sbss - 80025e8: 20000060 .word 0x20000060 + 800268c: 20000060 .word 0x20000060 ldr r4, =_ebss - 80025ec: 200004dc .word 0x200004dc + 8002690: 200004dc .word 0x200004dc -080025f0 : +08002694 : * @retval : None */ .section .text.Default_Handler,"ax",%progbits Default_Handler: Infinite_Loop: b Infinite_Loop - 80025f0: e7fe b.n 80025f0 + 8002694: e7fe b.n 8002694 ... -080025f4 : +08002698 : * need to ensure that the SysTick time base is always set to 1 millisecond * to have correct HAL operation. * @retval HAL status */ HAL_StatusTypeDef HAL_Init(void) { - 80025f4: b580 push {r7, lr} - 80025f6: af00 add r7, sp, #0 + 8002698: b580 push {r7, lr} + 800269a: af00 add r7, sp, #0 defined(STM32F102x6) || defined(STM32F102xB) || \ defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \ defined(STM32F105xC) || defined(STM32F107xC) /* Prefetch buffer is not available on value line devices */ __HAL_FLASH_PREFETCH_BUFFER_ENABLE(); - 80025f8: 4b08 ldr r3, [pc, #32] @ (800261c ) - 80025fa: 681b ldr r3, [r3, #0] - 80025fc: 4a07 ldr r2, [pc, #28] @ (800261c ) - 80025fe: f043 0310 orr.w r3, r3, #16 - 8002602: 6013 str r3, [r2, #0] + 800269c: 4b08 ldr r3, [pc, #32] @ (80026c0 ) + 800269e: 681b ldr r3, [r3, #0] + 80026a0: 4a07 ldr r2, [pc, #28] @ (80026c0 ) + 80026a2: f043 0310 orr.w r3, r3, #16 + 80026a6: 6013 str r3, [r2, #0] #endif #endif /* PREFETCH_ENABLE */ /* Set Interrupt Group Priority */ HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); - 8002604: 2003 movs r0, #3 - 8002606: f000 fb35 bl 8002c74 + 80026a8: 2003 movs r0, #3 + 80026aa: f000 fb35 bl 8002d18 /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */ HAL_InitTick(TICK_INT_PRIORITY); - 800260a: 200f movs r0, #15 - 800260c: f000 f808 bl 8002620 + 80026ae: 200f movs r0, #15 + 80026b0: f000 f808 bl 80026c4 /* Init the low level hardware */ HAL_MspInit(); - 8002610: f7ff fe60 bl 80022d4 + 80026b4: f7ff fe60 bl 8002378 /* Return function status */ return HAL_OK; - 8002614: 2300 movs r3, #0 + 80026b8: 2300 movs r3, #0 } - 8002616: 4618 mov r0, r3 - 8002618: bd80 pop {r7, pc} - 800261a: bf00 nop - 800261c: 40022000 .word 0x40022000 + 80026ba: 4618 mov r0, r3 + 80026bc: bd80 pop {r7, pc} + 80026be: bf00 nop + 80026c0: 40022000 .word 0x40022000 -08002620 : +080026c4 : * implementation in user file. * @param TickPriority Tick interrupt priority. * @retval HAL status */ __weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) { - 8002620: b580 push {r7, lr} - 8002622: b082 sub sp, #8 - 8002624: af00 add r7, sp, #0 - 8002626: 6078 str r0, [r7, #4] + 80026c4: b580 push {r7, lr} + 80026c6: b082 sub sp, #8 + 80026c8: af00 add r7, sp, #0 + 80026ca: 6078 str r0, [r7, #4] /* Configure the SysTick to have interrupt in 1ms time basis*/ if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U) - 8002628: 4b12 ldr r3, [pc, #72] @ (8002674 ) - 800262a: 681a ldr r2, [r3, #0] - 800262c: 4b12 ldr r3, [pc, #72] @ (8002678 ) - 800262e: 781b ldrb r3, [r3, #0] - 8002630: 4619 mov r1, r3 - 8002632: f44f 737a mov.w r3, #1000 @ 0x3e8 - 8002636: fbb3 f3f1 udiv r3, r3, r1 - 800263a: fbb2 f3f3 udiv r3, r2, r3 - 800263e: 4618 mov r0, r3 - 8002640: f000 fb4d bl 8002cde - 8002644: 4603 mov r3, r0 - 8002646: 2b00 cmp r3, #0 - 8002648: d001 beq.n 800264e + 80026cc: 4b12 ldr r3, [pc, #72] @ (8002718 ) + 80026ce: 681a ldr r2, [r3, #0] + 80026d0: 4b12 ldr r3, [pc, #72] @ (800271c ) + 80026d2: 781b ldrb r3, [r3, #0] + 80026d4: 4619 mov r1, r3 + 80026d6: f44f 737a mov.w r3, #1000 @ 0x3e8 + 80026da: fbb3 f3f1 udiv r3, r3, r1 + 80026de: fbb2 f3f3 udiv r3, r2, r3 + 80026e2: 4618 mov r0, r3 + 80026e4: f000 fb4d bl 8002d82 + 80026e8: 4603 mov r3, r0 + 80026ea: 2b00 cmp r3, #0 + 80026ec: d001 beq.n 80026f2 { return HAL_ERROR; - 800264a: 2301 movs r3, #1 - 800264c: e00e b.n 800266c + 80026ee: 2301 movs r3, #1 + 80026f0: e00e b.n 8002710 } /* Configure the SysTick IRQ priority */ if (TickPriority < (1UL << __NVIC_PRIO_BITS)) - 800264e: 687b ldr r3, [r7, #4] - 8002650: 2b0f cmp r3, #15 - 8002652: d80a bhi.n 800266a + 80026f2: 687b ldr r3, [r7, #4] + 80026f4: 2b0f cmp r3, #15 + 80026f6: d80a bhi.n 800270e { HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U); - 8002654: 2200 movs r2, #0 - 8002656: 6879 ldr r1, [r7, #4] - 8002658: f04f 30ff mov.w r0, #4294967295 - 800265c: f000 fb15 bl 8002c8a + 80026f8: 2200 movs r2, #0 + 80026fa: 6879 ldr r1, [r7, #4] + 80026fc: f04f 30ff mov.w r0, #4294967295 + 8002700: f000 fb15 bl 8002d2e uwTickPrio = TickPriority; - 8002660: 4a06 ldr r2, [pc, #24] @ (800267c ) - 8002662: 687b ldr r3, [r7, #4] - 8002664: 6013 str r3, [r2, #0] + 8002704: 4a06 ldr r2, [pc, #24] @ (8002720 ) + 8002706: 687b ldr r3, [r7, #4] + 8002708: 6013 str r3, [r2, #0] { return HAL_ERROR; } /* Return function status */ return HAL_OK; - 8002666: 2300 movs r3, #0 - 8002668: e000 b.n 800266c + 800270a: 2300 movs r3, #0 + 800270c: e000 b.n 8002710 return HAL_ERROR; - 800266a: 2301 movs r3, #1 + 800270e: 2301 movs r3, #1 } - 800266c: 4618 mov r0, r3 - 800266e: 3708 adds r7, #8 - 8002670: 46bd mov sp, r7 - 8002672: bd80 pop {r7, pc} - 8002674: 20000004 .word 0x20000004 - 8002678: 2000000c .word 0x2000000c - 800267c: 20000008 .word 0x20000008 + 8002710: 4618 mov r0, r3 + 8002712: 3708 adds r7, #8 + 8002714: 46bd mov sp, r7 + 8002716: bd80 pop {r7, pc} + 8002718: 20000004 .word 0x20000004 + 800271c: 2000000c .word 0x2000000c + 8002720: 20000008 .word 0x20000008 -08002680 : +08002724 : * @note This function is declared as __weak to be overwritten in case of other * implementations in user file. * @retval None */ __weak void HAL_IncTick(void) { - 8002680: b480 push {r7} - 8002682: af00 add r7, sp, #0 + 8002724: b480 push {r7} + 8002726: af00 add r7, sp, #0 uwTick += uwTickFreq; - 8002684: 4b05 ldr r3, [pc, #20] @ (800269c ) - 8002686: 781b ldrb r3, [r3, #0] - 8002688: 461a mov r2, r3 - 800268a: 4b05 ldr r3, [pc, #20] @ (80026a0 ) - 800268c: 681b ldr r3, [r3, #0] - 800268e: 4413 add r3, r2 - 8002690: 4a03 ldr r2, [pc, #12] @ (80026a0 ) - 8002692: 6013 str r3, [r2, #0] + 8002728: 4b05 ldr r3, [pc, #20] @ (8002740 ) + 800272a: 781b ldrb r3, [r3, #0] + 800272c: 461a mov r2, r3 + 800272e: 4b05 ldr r3, [pc, #20] @ (8002744 ) + 8002730: 681b ldr r3, [r3, #0] + 8002732: 4413 add r3, r2 + 8002734: 4a03 ldr r2, [pc, #12] @ (8002744 ) + 8002736: 6013 str r3, [r2, #0] } - 8002694: bf00 nop - 8002696: 46bd mov sp, r7 - 8002698: bc80 pop {r7} - 800269a: 4770 bx lr - 800269c: 2000000c .word 0x2000000c - 80026a0: 200003a0 .word 0x200003a0 + 8002738: bf00 nop + 800273a: 46bd mov sp, r7 + 800273c: bc80 pop {r7} + 800273e: 4770 bx lr + 8002740: 2000000c .word 0x2000000c + 8002744: 200003a0 .word 0x200003a0 -080026a4 : +08002748 : * @note This function is declared as __weak to be overwritten in case of other * implementations in user file. * @retval tick value */ __weak uint32_t HAL_GetTick(void) { - 80026a4: b480 push {r7} - 80026a6: af00 add r7, sp, #0 + 8002748: b480 push {r7} + 800274a: af00 add r7, sp, #0 return uwTick; - 80026a8: 4b02 ldr r3, [pc, #8] @ (80026b4 ) - 80026aa: 681b ldr r3, [r3, #0] + 800274c: 4b02 ldr r3, [pc, #8] @ (8002758 ) + 800274e: 681b ldr r3, [r3, #0] } - 80026ac: 4618 mov r0, r3 - 80026ae: 46bd mov sp, r7 - 80026b0: bc80 pop {r7} - 80026b2: 4770 bx lr - 80026b4: 200003a0 .word 0x200003a0 + 8002750: 4618 mov r0, r3 + 8002752: 46bd mov sp, r7 + 8002754: bc80 pop {r7} + 8002756: 4770 bx lr + 8002758: 200003a0 .word 0x200003a0 -080026b8 : +0800275c : * of structure "ADC_InitTypeDef". * @param hadc: ADC handle * @retval HAL status */ HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc) { - 80026b8: b580 push {r7, lr} - 80026ba: b086 sub sp, #24 - 80026bc: af00 add r7, sp, #0 - 80026be: 6078 str r0, [r7, #4] + 800275c: b580 push {r7, lr} + 800275e: b086 sub sp, #24 + 8002760: af00 add r7, sp, #0 + 8002762: 6078 str r0, [r7, #4] HAL_StatusTypeDef tmp_hal_status = HAL_OK; - 80026c0: 2300 movs r3, #0 - 80026c2: 75fb strb r3, [r7, #23] + 8002764: 2300 movs r3, #0 + 8002766: 75fb strb r3, [r7, #23] uint32_t tmp_cr1 = 0U; - 80026c4: 2300 movs r3, #0 - 80026c6: 613b str r3, [r7, #16] + 8002768: 2300 movs r3, #0 + 800276a: 613b str r3, [r7, #16] uint32_t tmp_cr2 = 0U; - 80026c8: 2300 movs r3, #0 - 80026ca: 60bb str r3, [r7, #8] + 800276c: 2300 movs r3, #0 + 800276e: 60bb str r3, [r7, #8] uint32_t tmp_sqr1 = 0U; - 80026cc: 2300 movs r3, #0 - 80026ce: 60fb str r3, [r7, #12] + 8002770: 2300 movs r3, #0 + 8002772: 60fb str r3, [r7, #12] /* Check ADC handle */ if(hadc == NULL) - 80026d0: 687b ldr r3, [r7, #4] - 80026d2: 2b00 cmp r3, #0 - 80026d4: d101 bne.n 80026da + 8002774: 687b ldr r3, [r7, #4] + 8002776: 2b00 cmp r3, #0 + 8002778: d101 bne.n 800277e { return HAL_ERROR; - 80026d6: 2301 movs r3, #1 - 80026d8: e0be b.n 8002858 + 800277a: 2301 movs r3, #1 + 800277c: e0be b.n 80028fc assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode)); assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode)); assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv)); if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE) - 80026da: 687b ldr r3, [r7, #4] - 80026dc: 689b ldr r3, [r3, #8] - 80026de: 2b00 cmp r3, #0 + 800277e: 687b ldr r3, [r7, #4] + 8002780: 689b ldr r3, [r3, #8] + 8002782: 2b00 cmp r3, #0 /* Refer to header of this file for more details on clock enabling */ /* procedure. */ /* Actions performed only if ADC is coming from state reset: */ /* - Initialization of ADC MSP */ if (hadc->State == HAL_ADC_STATE_RESET) - 80026e0: 687b ldr r3, [r7, #4] - 80026e2: 6a9b ldr r3, [r3, #40] @ 0x28 - 80026e4: 2b00 cmp r3, #0 - 80026e6: d109 bne.n 80026fc + 8002784: 687b ldr r3, [r7, #4] + 8002786: 6a9b ldr r3, [r3, #40] @ 0x28 + 8002788: 2b00 cmp r3, #0 + 800278a: d109 bne.n 80027a0 { /* Initialize ADC error code */ ADC_CLEAR_ERRORCODE(hadc); - 80026e8: 687b ldr r3, [r7, #4] - 80026ea: 2200 movs r2, #0 - 80026ec: 62da str r2, [r3, #44] @ 0x2c + 800278c: 687b ldr r3, [r7, #4] + 800278e: 2200 movs r2, #0 + 8002790: 62da str r2, [r3, #44] @ 0x2c /* Allocate lock resource and initialize it */ hadc->Lock = HAL_UNLOCKED; - 80026ee: 687b ldr r3, [r7, #4] - 80026f0: 2200 movs r2, #0 - 80026f2: f883 2024 strb.w r2, [r3, #36] @ 0x24 + 8002792: 687b ldr r3, [r7, #4] + 8002794: 2200 movs r2, #0 + 8002796: f883 2024 strb.w r2, [r3, #36] @ 0x24 /* Init the low level hardware */ hadc->MspInitCallback(hadc); #else /* Init the low level hardware */ HAL_ADC_MspInit(hadc); - 80026f6: 6878 ldr r0, [r7, #4] - 80026f8: f7fe fdb2 bl 8001260 + 800279a: 6878 ldr r0, [r7, #4] + 800279c: f7fe fd60 bl 8001260 /* Stop potential conversion on going, on regular and injected groups */ /* Disable ADC peripheral */ /* Note: In case of ADC already enabled, precaution to not launch an */ /* unwanted conversion while modifying register CR2 by writing 1 to */ /* bit ADON. */ tmp_hal_status = ADC_ConversionStop_Disable(hadc); - 80026fc: 6878 ldr r0, [r7, #4] - 80026fe: f000 f9ab bl 8002a58 - 8002702: 4603 mov r3, r0 - 8002704: 75fb strb r3, [r7, #23] + 80027a0: 6878 ldr r0, [r7, #4] + 80027a2: f000 f9ab bl 8002afc + 80027a6: 4603 mov r3, r0 + 80027a8: 75fb strb r3, [r7, #23] /* Configuration of ADC parameters if previous preliminary actions are */ /* correctly completed. */ if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) && - 8002706: 687b ldr r3, [r7, #4] - 8002708: 6a9b ldr r3, [r3, #40] @ 0x28 - 800270a: f003 0310 and.w r3, r3, #16 - 800270e: 2b00 cmp r3, #0 - 8002710: f040 8099 bne.w 8002846 - 8002714: 7dfb ldrb r3, [r7, #23] - 8002716: 2b00 cmp r3, #0 - 8002718: f040 8095 bne.w 8002846 + 80027aa: 687b ldr r3, [r7, #4] + 80027ac: 6a9b ldr r3, [r3, #40] @ 0x28 + 80027ae: f003 0310 and.w r3, r3, #16 + 80027b2: 2b00 cmp r3, #0 + 80027b4: f040 8099 bne.w 80028ea + 80027b8: 7dfb ldrb r3, [r7, #23] + 80027ba: 2b00 cmp r3, #0 + 80027bc: f040 8095 bne.w 80028ea (tmp_hal_status == HAL_OK) ) { /* Set ADC state */ ADC_STATE_CLR_SET(hadc->State, - 800271c: 687b ldr r3, [r7, #4] - 800271e: 6a9b ldr r3, [r3, #40] @ 0x28 - 8002720: f423 5388 bic.w r3, r3, #4352 @ 0x1100 - 8002724: f023 0302 bic.w r3, r3, #2 - 8002728: f043 0202 orr.w r2, r3, #2 - 800272c: 687b ldr r3, [r7, #4] - 800272e: 629a str r2, [r3, #40] @ 0x28 + 80027c0: 687b ldr r3, [r7, #4] + 80027c2: 6a9b ldr r3, [r3, #40] @ 0x28 + 80027c4: f423 5388 bic.w r3, r3, #4352 @ 0x1100 + 80027c8: f023 0302 bic.w r3, r3, #2 + 80027cc: f043 0202 orr.w r2, r3, #2 + 80027d0: 687b ldr r3, [r7, #4] + 80027d2: 629a str r2, [r3, #40] @ 0x28 /* - continuous conversion mode */ /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into */ /* HAL_ADC_Start_xxx functions because if set in this function, */ /* a conversion on injected group would start a conversion also on */ /* regular group after ADC enabling. */ tmp_cr2 |= (hadc->Init.DataAlign | - 8002730: 687b ldr r3, [r7, #4] - 8002732: 685a ldr r2, [r3, #4] + 80027d4: 687b ldr r3, [r7, #4] + 80027d6: 685a ldr r2, [r3, #4] ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) | - 8002734: 687b ldr r3, [r7, #4] - 8002736: 69db ldr r3, [r3, #28] + 80027d8: 687b ldr r3, [r7, #4] + 80027da: 69db ldr r3, [r3, #28] tmp_cr2 |= (hadc->Init.DataAlign | - 8002738: 431a orrs r2, r3 + 80027dc: 431a orrs r2, r3 ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) ); - 800273a: 687b ldr r3, [r7, #4] - 800273c: 7b1b ldrb r3, [r3, #12] - 800273e: 005b lsls r3, r3, #1 + 80027de: 687b ldr r3, [r7, #4] + 80027e0: 7b1b ldrb r3, [r3, #12] + 80027e2: 005b lsls r3, r3, #1 ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) | - 8002740: 4313 orrs r3, r2 + 80027e4: 4313 orrs r3, r2 tmp_cr2 |= (hadc->Init.DataAlign | - 8002742: 68ba ldr r2, [r7, #8] - 8002744: 4313 orrs r3, r2 - 8002746: 60bb str r3, [r7, #8] + 80027e6: 68ba ldr r2, [r7, #8] + 80027e8: 4313 orrs r3, r2 + 80027ea: 60bb str r3, [r7, #8] /* Configuration of ADC: */ /* - scan mode */ /* - discontinuous mode disable/enable */ /* - discontinuous mode number of conversions */ tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)); - 8002748: 687b ldr r3, [r7, #4] - 800274a: 689b ldr r3, [r3, #8] - 800274c: f5b3 7f80 cmp.w r3, #256 @ 0x100 - 8002750: d003 beq.n 800275a - 8002752: 687b ldr r3, [r7, #4] - 8002754: 689b ldr r3, [r3, #8] - 8002756: 2b01 cmp r3, #1 - 8002758: d102 bne.n 8002760 - 800275a: f44f 7380 mov.w r3, #256 @ 0x100 - 800275e: e000 b.n 8002762 - 8002760: 2300 movs r3, #0 - 8002762: 693a ldr r2, [r7, #16] - 8002764: 4313 orrs r3, r2 - 8002766: 613b str r3, [r7, #16] + 80027ec: 687b ldr r3, [r7, #4] + 80027ee: 689b ldr r3, [r3, #8] + 80027f0: f5b3 7f80 cmp.w r3, #256 @ 0x100 + 80027f4: d003 beq.n 80027fe + 80027f6: 687b ldr r3, [r7, #4] + 80027f8: 689b ldr r3, [r3, #8] + 80027fa: 2b01 cmp r3, #1 + 80027fc: d102 bne.n 8002804 + 80027fe: f44f 7380 mov.w r3, #256 @ 0x100 + 8002802: e000 b.n 8002806 + 8002804: 2300 movs r3, #0 + 8002806: 693a ldr r2, [r7, #16] + 8002808: 4313 orrs r3, r2 + 800280a: 613b str r3, [r7, #16] /* Enable discontinuous mode only if continuous mode is disabled */ /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter */ /* discontinuous is set anyway, but will have no effect on ADC HW. */ if (hadc->Init.DiscontinuousConvMode == ENABLE) - 8002768: 687b ldr r3, [r7, #4] - 800276a: 7d1b ldrb r3, [r3, #20] - 800276c: 2b01 cmp r3, #1 - 800276e: d119 bne.n 80027a4 + 800280c: 687b ldr r3, [r7, #4] + 800280e: 7d1b ldrb r3, [r3, #20] + 8002810: 2b01 cmp r3, #1 + 8002812: d119 bne.n 8002848 { if (hadc->Init.ContinuousConvMode == DISABLE) - 8002770: 687b ldr r3, [r7, #4] - 8002772: 7b1b ldrb r3, [r3, #12] - 8002774: 2b00 cmp r3, #0 - 8002776: d109 bne.n 800278c + 8002814: 687b ldr r3, [r7, #4] + 8002816: 7b1b ldrb r3, [r3, #12] + 8002818: 2b00 cmp r3, #0 + 800281a: d109 bne.n 8002830 { /* Enable the selected ADC regular discontinuous mode */ /* Set the number of channels to be converted in discontinuous mode */ SET_BIT(tmp_cr1, ADC_CR1_DISCEN | - 8002778: 687b ldr r3, [r7, #4] - 800277a: 699b ldr r3, [r3, #24] - 800277c: 3b01 subs r3, #1 - 800277e: 035a lsls r2, r3, #13 - 8002780: 693b ldr r3, [r7, #16] - 8002782: 4313 orrs r3, r2 - 8002784: f443 6300 orr.w r3, r3, #2048 @ 0x800 - 8002788: 613b str r3, [r7, #16] - 800278a: e00b b.n 80027a4 + 800281c: 687b ldr r3, [r7, #4] + 800281e: 699b ldr r3, [r3, #24] + 8002820: 3b01 subs r3, #1 + 8002822: 035a lsls r2, r3, #13 + 8002824: 693b ldr r3, [r7, #16] + 8002826: 4313 orrs r3, r2 + 8002828: f443 6300 orr.w r3, r3, #2048 @ 0x800 + 800282c: 613b str r3, [r7, #16] + 800282e: e00b b.n 8002848 { /* ADC regular group settings continuous and sequencer discontinuous*/ /* cannot be enabled simultaneously. */ /* Update ADC state machine to error */ SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); - 800278c: 687b ldr r3, [r7, #4] - 800278e: 6a9b ldr r3, [r3, #40] @ 0x28 - 8002790: f043 0220 orr.w r2, r3, #32 - 8002794: 687b ldr r3, [r7, #4] - 8002796: 629a str r2, [r3, #40] @ 0x28 + 8002830: 687b ldr r3, [r7, #4] + 8002832: 6a9b ldr r3, [r3, #40] @ 0x28 + 8002834: f043 0220 orr.w r2, r3, #32 + 8002838: 687b ldr r3, [r7, #4] + 800283a: 629a str r2, [r3, #40] @ 0x28 /* Set ADC error code to ADC IP internal error */ SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); - 8002798: 687b ldr r3, [r7, #4] - 800279a: 6adb ldr r3, [r3, #44] @ 0x2c - 800279c: f043 0201 orr.w r2, r3, #1 - 80027a0: 687b ldr r3, [r7, #4] - 80027a2: 62da str r2, [r3, #44] @ 0x2c + 800283c: 687b ldr r3, [r7, #4] + 800283e: 6adb ldr r3, [r3, #44] @ 0x2c + 8002840: f043 0201 orr.w r2, r3, #1 + 8002844: 687b ldr r3, [r7, #4] + 8002846: 62da str r2, [r3, #44] @ 0x2c } } /* Update ADC configuration register CR1 with previous settings */ MODIFY_REG(hadc->Instance->CR1, - 80027a4: 687b ldr r3, [r7, #4] - 80027a6: 681b ldr r3, [r3, #0] - 80027a8: 685b ldr r3, [r3, #4] - 80027aa: f423 4169 bic.w r1, r3, #59648 @ 0xe900 - 80027ae: 687b ldr r3, [r7, #4] - 80027b0: 681b ldr r3, [r3, #0] - 80027b2: 693a ldr r2, [r7, #16] - 80027b4: 430a orrs r2, r1 - 80027b6: 605a str r2, [r3, #4] + 8002848: 687b ldr r3, [r7, #4] + 800284a: 681b ldr r3, [r3, #0] + 800284c: 685b ldr r3, [r3, #4] + 800284e: f423 4169 bic.w r1, r3, #59648 @ 0xe900 + 8002852: 687b ldr r3, [r7, #4] + 8002854: 681b ldr r3, [r3, #0] + 8002856: 693a ldr r2, [r7, #16] + 8002858: 430a orrs r2, r1 + 800285a: 605a str r2, [r3, #4] ADC_CR1_DISCEN | ADC_CR1_DISCNUM , tmp_cr1 ); /* Update ADC configuration register CR2 with previous settings */ MODIFY_REG(hadc->Instance->CR2, - 80027b8: 687b ldr r3, [r7, #4] - 80027ba: 681b ldr r3, [r3, #0] - 80027bc: 689a ldr r2, [r3, #8] - 80027be: 4b28 ldr r3, [pc, #160] @ (8002860 ) - 80027c0: 4013 ands r3, r2 - 80027c2: 687a ldr r2, [r7, #4] - 80027c4: 6812 ldr r2, [r2, #0] - 80027c6: 68b9 ldr r1, [r7, #8] - 80027c8: 430b orrs r3, r1 - 80027ca: 6093 str r3, [r2, #8] + 800285c: 687b ldr r3, [r7, #4] + 800285e: 681b ldr r3, [r3, #0] + 8002860: 689a ldr r2, [r3, #8] + 8002862: 4b28 ldr r3, [pc, #160] @ (8002904 ) + 8002864: 4013 ands r3, r2 + 8002866: 687a ldr r2, [r7, #4] + 8002868: 6812 ldr r2, [r2, #0] + 800286a: 68b9 ldr r1, [r7, #8] + 800286c: 430b orrs r3, r1 + 800286e: 6093 str r3, [r2, #8] /* Note: Scan mode is present by hardware on this device and, if */ /* disabled, discards automatically nb of conversions. Anyway, nb of */ /* conversions is forced to 0x00 for alignment over all STM32 devices. */ /* - if scan mode is enabled, regular channels sequence length is set to */ /* parameter "NbrOfConversion" */ if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE) - 80027cc: 687b ldr r3, [r7, #4] - 80027ce: 689b ldr r3, [r3, #8] - 80027d0: f5b3 7f80 cmp.w r3, #256 @ 0x100 - 80027d4: d003 beq.n 80027de - 80027d6: 687b ldr r3, [r7, #4] - 80027d8: 689b ldr r3, [r3, #8] - 80027da: 2b01 cmp r3, #1 - 80027dc: d104 bne.n 80027e8 + 8002870: 687b ldr r3, [r7, #4] + 8002872: 689b ldr r3, [r3, #8] + 8002874: f5b3 7f80 cmp.w r3, #256 @ 0x100 + 8002878: d003 beq.n 8002882 + 800287a: 687b ldr r3, [r7, #4] + 800287c: 689b ldr r3, [r3, #8] + 800287e: 2b01 cmp r3, #1 + 8002880: d104 bne.n 800288c { tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion); - 80027de: 687b ldr r3, [r7, #4] - 80027e0: 691b ldr r3, [r3, #16] - 80027e2: 3b01 subs r3, #1 - 80027e4: 051b lsls r3, r3, #20 - 80027e6: 60fb str r3, [r7, #12] + 8002882: 687b ldr r3, [r7, #4] + 8002884: 691b ldr r3, [r3, #16] + 8002886: 3b01 subs r3, #1 + 8002888: 051b lsls r3, r3, #20 + 800288a: 60fb str r3, [r7, #12] } MODIFY_REG(hadc->Instance->SQR1, - 80027e8: 687b ldr r3, [r7, #4] - 80027ea: 681b ldr r3, [r3, #0] - 80027ec: 6adb ldr r3, [r3, #44] @ 0x2c - 80027ee: f423 0170 bic.w r1, r3, #15728640 @ 0xf00000 - 80027f2: 687b ldr r3, [r7, #4] - 80027f4: 681b ldr r3, [r3, #0] - 80027f6: 68fa ldr r2, [r7, #12] - 80027f8: 430a orrs r2, r1 - 80027fa: 62da str r2, [r3, #44] @ 0x2c + 800288c: 687b ldr r3, [r7, #4] + 800288e: 681b ldr r3, [r3, #0] + 8002890: 6adb ldr r3, [r3, #44] @ 0x2c + 8002892: f423 0170 bic.w r1, r3, #15728640 @ 0xf00000 + 8002896: 687b ldr r3, [r7, #4] + 8002898: 681b ldr r3, [r3, #0] + 800289a: 68fa ldr r2, [r7, #12] + 800289c: 430a orrs r2, r1 + 800289e: 62da str r2, [r3, #44] @ 0x2c /* ensure of no potential problem of ADC core IP clocking. */ /* Check through register CR2 (excluding bits set in other functions: */ /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits */ /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal */ /* measurement path bit (TSVREFE). */ if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA | - 80027fc: 687b ldr r3, [r7, #4] - 80027fe: 681b ldr r3, [r3, #0] - 8002800: 689a ldr r2, [r3, #8] - 8002802: 4b18 ldr r3, [pc, #96] @ (8002864 ) - 8002804: 4013 ands r3, r2 - 8002806: 68ba ldr r2, [r7, #8] - 8002808: 429a cmp r2, r3 - 800280a: d10b bne.n 8002824 + 80028a0: 687b ldr r3, [r7, #4] + 80028a2: 681b ldr r3, [r3, #0] + 80028a4: 689a ldr r2, [r3, #8] + 80028a6: 4b18 ldr r3, [pc, #96] @ (8002908 ) + 80028a8: 4013 ands r3, r2 + 80028aa: 68ba ldr r2, [r7, #8] + 80028ac: 429a cmp r2, r3 + 80028ae: d10b bne.n 80028c8 ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL | ADC_CR2_TSVREFE )) == tmp_cr2) { /* Set ADC error code to none */ ADC_CLEAR_ERRORCODE(hadc); - 800280c: 687b ldr r3, [r7, #4] - 800280e: 2200 movs r2, #0 - 8002810: 62da str r2, [r3, #44] @ 0x2c + 80028b0: 687b ldr r3, [r7, #4] + 80028b2: 2200 movs r2, #0 + 80028b4: 62da str r2, [r3, #44] @ 0x2c /* Set the ADC state */ ADC_STATE_CLR_SET(hadc->State, - 8002812: 687b ldr r3, [r7, #4] - 8002814: 6a9b ldr r3, [r3, #40] @ 0x28 - 8002816: f023 0303 bic.w r3, r3, #3 - 800281a: f043 0201 orr.w r2, r3, #1 - 800281e: 687b ldr r3, [r7, #4] - 8002820: 629a str r2, [r3, #40] @ 0x28 + 80028b6: 687b ldr r3, [r7, #4] + 80028b8: 6a9b ldr r3, [r3, #40] @ 0x28 + 80028ba: f023 0303 bic.w r3, r3, #3 + 80028be: f043 0201 orr.w r2, r3, #1 + 80028c2: 687b ldr r3, [r7, #4] + 80028c4: 629a str r2, [r3, #40] @ 0x28 if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA | - 8002822: e018 b.n 8002856 + 80028c6: e018 b.n 80028fa HAL_ADC_STATE_READY); } else { /* Update ADC state machine to error */ ADC_STATE_CLR_SET(hadc->State, - 8002824: 687b ldr r3, [r7, #4] - 8002826: 6a9b ldr r3, [r3, #40] @ 0x28 - 8002828: f023 0312 bic.w r3, r3, #18 - 800282c: f043 0210 orr.w r2, r3, #16 - 8002830: 687b ldr r3, [r7, #4] - 8002832: 629a str r2, [r3, #40] @ 0x28 + 80028c8: 687b ldr r3, [r7, #4] + 80028ca: 6a9b ldr r3, [r3, #40] @ 0x28 + 80028cc: f023 0312 bic.w r3, r3, #18 + 80028d0: f043 0210 orr.w r2, r3, #16 + 80028d4: 687b ldr r3, [r7, #4] + 80028d6: 629a str r2, [r3, #40] @ 0x28 HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL); /* Set ADC error code to ADC IP internal error */ SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); - 8002834: 687b ldr r3, [r7, #4] - 8002836: 6adb ldr r3, [r3, #44] @ 0x2c - 8002838: f043 0201 orr.w r2, r3, #1 - 800283c: 687b ldr r3, [r7, #4] - 800283e: 62da str r2, [r3, #44] @ 0x2c + 80028d8: 687b ldr r3, [r7, #4] + 80028da: 6adb ldr r3, [r3, #44] @ 0x2c + 80028dc: f043 0201 orr.w r2, r3, #1 + 80028e0: 687b ldr r3, [r7, #4] + 80028e2: 62da str r2, [r3, #44] @ 0x2c tmp_hal_status = HAL_ERROR; - 8002840: 2301 movs r3, #1 - 8002842: 75fb strb r3, [r7, #23] + 80028e4: 2301 movs r3, #1 + 80028e6: 75fb strb r3, [r7, #23] if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA | - 8002844: e007 b.n 8002856 + 80028e8: e007 b.n 80028fa } else { /* Update ADC state machine to error */ SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); - 8002846: 687b ldr r3, [r7, #4] - 8002848: 6a9b ldr r3, [r3, #40] @ 0x28 - 800284a: f043 0210 orr.w r2, r3, #16 - 800284e: 687b ldr r3, [r7, #4] - 8002850: 629a str r2, [r3, #40] @ 0x28 + 80028ea: 687b ldr r3, [r7, #4] + 80028ec: 6a9b ldr r3, [r3, #40] @ 0x28 + 80028ee: f043 0210 orr.w r2, r3, #16 + 80028f2: 687b ldr r3, [r7, #4] + 80028f4: 629a str r2, [r3, #40] @ 0x28 tmp_hal_status = HAL_ERROR; - 8002852: 2301 movs r3, #1 - 8002854: 75fb strb r3, [r7, #23] + 80028f6: 2301 movs r3, #1 + 80028f8: 75fb strb r3, [r7, #23] } /* Return function status */ return tmp_hal_status; - 8002856: 7dfb ldrb r3, [r7, #23] + 80028fa: 7dfb ldrb r3, [r7, #23] } - 8002858: 4618 mov r0, r3 - 800285a: 3718 adds r7, #24 - 800285c: 46bd mov sp, r7 - 800285e: bd80 pop {r7, pc} - 8002860: ffe1f7fd .word 0xffe1f7fd - 8002864: ff1f0efe .word 0xff1f0efe + 80028fc: 4618 mov r0, r3 + 80028fe: 3718 adds r7, #24 + 8002900: 46bd mov sp, r7 + 8002902: bd80 pop {r7, pc} + 8002904: ffe1f7fd .word 0xffe1f7fd + 8002908: ff1f0efe .word 0xff1f0efe -08002868 : +0800290c : * @param hadc: ADC handle * @param sConfig: Structure of ADC channel for regular group. * @retval HAL status */ HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig) { - 8002868: b480 push {r7} - 800286a: b085 sub sp, #20 - 800286c: af00 add r7, sp, #0 - 800286e: 6078 str r0, [r7, #4] - 8002870: 6039 str r1, [r7, #0] + 800290c: b480 push {r7} + 800290e: b085 sub sp, #20 + 8002910: af00 add r7, sp, #0 + 8002912: 6078 str r0, [r7, #4] + 8002914: 6039 str r1, [r7, #0] HAL_StatusTypeDef tmp_hal_status = HAL_OK; - 8002872: 2300 movs r3, #0 - 8002874: 73fb strb r3, [r7, #15] + 8002916: 2300 movs r3, #0 + 8002918: 73fb strb r3, [r7, #15] __IO uint32_t wait_loop_index = 0U; - 8002876: 2300 movs r3, #0 - 8002878: 60bb str r3, [r7, #8] + 800291a: 2300 movs r3, #0 + 800291c: 60bb str r3, [r7, #8] assert_param(IS_ADC_CHANNEL(sConfig->Channel)); assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank)); assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime)); /* Process locked */ __HAL_LOCK(hadc); - 800287a: 687b ldr r3, [r7, #4] - 800287c: f893 3024 ldrb.w r3, [r3, #36] @ 0x24 - 8002880: 2b01 cmp r3, #1 - 8002882: d101 bne.n 8002888 - 8002884: 2302 movs r3, #2 - 8002886: e0dc b.n 8002a42 - 8002888: 687b ldr r3, [r7, #4] - 800288a: 2201 movs r2, #1 - 800288c: f883 2024 strb.w r2, [r3, #36] @ 0x24 + 800291e: 687b ldr r3, [r7, #4] + 8002920: f893 3024 ldrb.w r3, [r3, #36] @ 0x24 + 8002924: 2b01 cmp r3, #1 + 8002926: d101 bne.n 800292c + 8002928: 2302 movs r3, #2 + 800292a: e0dc b.n 8002ae6 + 800292c: 687b ldr r3, [r7, #4] + 800292e: 2201 movs r2, #1 + 8002930: f883 2024 strb.w r2, [r3, #36] @ 0x24 /* Regular sequence configuration */ /* For Rank 1 to 6 */ if (sConfig->Rank < 7U) - 8002890: 683b ldr r3, [r7, #0] - 8002892: 685b ldr r3, [r3, #4] - 8002894: 2b06 cmp r3, #6 - 8002896: d81c bhi.n 80028d2 + 8002934: 683b ldr r3, [r7, #0] + 8002936: 685b ldr r3, [r3, #4] + 8002938: 2b06 cmp r3, #6 + 800293a: d81c bhi.n 8002976 { MODIFY_REG(hadc->Instance->SQR3 , - 8002898: 687b ldr r3, [r7, #4] - 800289a: 681b ldr r3, [r3, #0] - 800289c: 6b59 ldr r1, [r3, #52] @ 0x34 - 800289e: 683b ldr r3, [r7, #0] - 80028a0: 685a ldr r2, [r3, #4] - 80028a2: 4613 mov r3, r2 - 80028a4: 009b lsls r3, r3, #2 - 80028a6: 4413 add r3, r2 - 80028a8: 3b05 subs r3, #5 - 80028aa: 221f movs r2, #31 - 80028ac: fa02 f303 lsl.w r3, r2, r3 - 80028b0: 43db mvns r3, r3 - 80028b2: 4019 ands r1, r3 - 80028b4: 683b ldr r3, [r7, #0] - 80028b6: 6818 ldr r0, [r3, #0] - 80028b8: 683b ldr r3, [r7, #0] - 80028ba: 685a ldr r2, [r3, #4] - 80028bc: 4613 mov r3, r2 - 80028be: 009b lsls r3, r3, #2 - 80028c0: 4413 add r3, r2 - 80028c2: 3b05 subs r3, #5 - 80028c4: fa00 f203 lsl.w r2, r0, r3 - 80028c8: 687b ldr r3, [r7, #4] - 80028ca: 681b ldr r3, [r3, #0] - 80028cc: 430a orrs r2, r1 - 80028ce: 635a str r2, [r3, #52] @ 0x34 - 80028d0: e03c b.n 800294c + 800293c: 687b ldr r3, [r7, #4] + 800293e: 681b ldr r3, [r3, #0] + 8002940: 6b59 ldr r1, [r3, #52] @ 0x34 + 8002942: 683b ldr r3, [r7, #0] + 8002944: 685a ldr r2, [r3, #4] + 8002946: 4613 mov r3, r2 + 8002948: 009b lsls r3, r3, #2 + 800294a: 4413 add r3, r2 + 800294c: 3b05 subs r3, #5 + 800294e: 221f movs r2, #31 + 8002950: fa02 f303 lsl.w r3, r2, r3 + 8002954: 43db mvns r3, r3 + 8002956: 4019 ands r1, r3 + 8002958: 683b ldr r3, [r7, #0] + 800295a: 6818 ldr r0, [r3, #0] + 800295c: 683b ldr r3, [r7, #0] + 800295e: 685a ldr r2, [r3, #4] + 8002960: 4613 mov r3, r2 + 8002962: 009b lsls r3, r3, #2 + 8002964: 4413 add r3, r2 + 8002966: 3b05 subs r3, #5 + 8002968: fa00 f203 lsl.w r2, r0, r3 + 800296c: 687b ldr r3, [r7, #4] + 800296e: 681b ldr r3, [r3, #0] + 8002970: 430a orrs r2, r1 + 8002972: 635a str r2, [r3, #52] @ 0x34 + 8002974: e03c b.n 80029f0 ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank) , ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) ); } /* For Rank 7 to 12 */ else if (sConfig->Rank < 13U) - 80028d2: 683b ldr r3, [r7, #0] - 80028d4: 685b ldr r3, [r3, #4] - 80028d6: 2b0c cmp r3, #12 - 80028d8: d81c bhi.n 8002914 + 8002976: 683b ldr r3, [r7, #0] + 8002978: 685b ldr r3, [r3, #4] + 800297a: 2b0c cmp r3, #12 + 800297c: d81c bhi.n 80029b8 { MODIFY_REG(hadc->Instance->SQR2 , - 80028da: 687b ldr r3, [r7, #4] - 80028dc: 681b ldr r3, [r3, #0] - 80028de: 6b19 ldr r1, [r3, #48] @ 0x30 - 80028e0: 683b ldr r3, [r7, #0] - 80028e2: 685a ldr r2, [r3, #4] - 80028e4: 4613 mov r3, r2 - 80028e6: 009b lsls r3, r3, #2 - 80028e8: 4413 add r3, r2 - 80028ea: 3b23 subs r3, #35 @ 0x23 - 80028ec: 221f movs r2, #31 - 80028ee: fa02 f303 lsl.w r3, r2, r3 - 80028f2: 43db mvns r3, r3 - 80028f4: 4019 ands r1, r3 - 80028f6: 683b ldr r3, [r7, #0] - 80028f8: 6818 ldr r0, [r3, #0] - 80028fa: 683b ldr r3, [r7, #0] - 80028fc: 685a ldr r2, [r3, #4] - 80028fe: 4613 mov r3, r2 - 8002900: 009b lsls r3, r3, #2 - 8002902: 4413 add r3, r2 - 8002904: 3b23 subs r3, #35 @ 0x23 - 8002906: fa00 f203 lsl.w r2, r0, r3 - 800290a: 687b ldr r3, [r7, #4] - 800290c: 681b ldr r3, [r3, #0] - 800290e: 430a orrs r2, r1 - 8002910: 631a str r2, [r3, #48] @ 0x30 - 8002912: e01b b.n 800294c + 800297e: 687b ldr r3, [r7, #4] + 8002980: 681b ldr r3, [r3, #0] + 8002982: 6b19 ldr r1, [r3, #48] @ 0x30 + 8002984: 683b ldr r3, [r7, #0] + 8002986: 685a ldr r2, [r3, #4] + 8002988: 4613 mov r3, r2 + 800298a: 009b lsls r3, r3, #2 + 800298c: 4413 add r3, r2 + 800298e: 3b23 subs r3, #35 @ 0x23 + 8002990: 221f movs r2, #31 + 8002992: fa02 f303 lsl.w r3, r2, r3 + 8002996: 43db mvns r3, r3 + 8002998: 4019 ands r1, r3 + 800299a: 683b ldr r3, [r7, #0] + 800299c: 6818 ldr r0, [r3, #0] + 800299e: 683b ldr r3, [r7, #0] + 80029a0: 685a ldr r2, [r3, #4] + 80029a2: 4613 mov r3, r2 + 80029a4: 009b lsls r3, r3, #2 + 80029a6: 4413 add r3, r2 + 80029a8: 3b23 subs r3, #35 @ 0x23 + 80029aa: fa00 f203 lsl.w r2, r0, r3 + 80029ae: 687b ldr r3, [r7, #4] + 80029b0: 681b ldr r3, [r3, #0] + 80029b2: 430a orrs r2, r1 + 80029b4: 631a str r2, [r3, #48] @ 0x30 + 80029b6: e01b b.n 80029f0 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) ); } /* For Rank 13 to 16 */ else { MODIFY_REG(hadc->Instance->SQR1 , - 8002914: 687b ldr r3, [r7, #4] - 8002916: 681b ldr r3, [r3, #0] - 8002918: 6ad9 ldr r1, [r3, #44] @ 0x2c - 800291a: 683b ldr r3, [r7, #0] - 800291c: 685a ldr r2, [r3, #4] - 800291e: 4613 mov r3, r2 - 8002920: 009b lsls r3, r3, #2 - 8002922: 4413 add r3, r2 - 8002924: 3b41 subs r3, #65 @ 0x41 - 8002926: 221f movs r2, #31 - 8002928: fa02 f303 lsl.w r3, r2, r3 - 800292c: 43db mvns r3, r3 - 800292e: 4019 ands r1, r3 - 8002930: 683b ldr r3, [r7, #0] - 8002932: 6818 ldr r0, [r3, #0] - 8002934: 683b ldr r3, [r7, #0] - 8002936: 685a ldr r2, [r3, #4] - 8002938: 4613 mov r3, r2 - 800293a: 009b lsls r3, r3, #2 - 800293c: 4413 add r3, r2 - 800293e: 3b41 subs r3, #65 @ 0x41 - 8002940: fa00 f203 lsl.w r2, r0, r3 - 8002944: 687b ldr r3, [r7, #4] - 8002946: 681b ldr r3, [r3, #0] - 8002948: 430a orrs r2, r1 - 800294a: 62da str r2, [r3, #44] @ 0x2c + 80029b8: 687b ldr r3, [r7, #4] + 80029ba: 681b ldr r3, [r3, #0] + 80029bc: 6ad9 ldr r1, [r3, #44] @ 0x2c + 80029be: 683b ldr r3, [r7, #0] + 80029c0: 685a ldr r2, [r3, #4] + 80029c2: 4613 mov r3, r2 + 80029c4: 009b lsls r3, r3, #2 + 80029c6: 4413 add r3, r2 + 80029c8: 3b41 subs r3, #65 @ 0x41 + 80029ca: 221f movs r2, #31 + 80029cc: fa02 f303 lsl.w r3, r2, r3 + 80029d0: 43db mvns r3, r3 + 80029d2: 4019 ands r1, r3 + 80029d4: 683b ldr r3, [r7, #0] + 80029d6: 6818 ldr r0, [r3, #0] + 80029d8: 683b ldr r3, [r7, #0] + 80029da: 685a ldr r2, [r3, #4] + 80029dc: 4613 mov r3, r2 + 80029de: 009b lsls r3, r3, #2 + 80029e0: 4413 add r3, r2 + 80029e2: 3b41 subs r3, #65 @ 0x41 + 80029e4: fa00 f203 lsl.w r2, r0, r3 + 80029e8: 687b ldr r3, [r7, #4] + 80029ea: 681b ldr r3, [r3, #0] + 80029ec: 430a orrs r2, r1 + 80029ee: 62da str r2, [r3, #44] @ 0x2c } /* Channel sampling time configuration */ /* For channels 10 to 17 */ if (sConfig->Channel >= ADC_CHANNEL_10) - 800294c: 683b ldr r3, [r7, #0] - 800294e: 681b ldr r3, [r3, #0] - 8002950: 2b09 cmp r3, #9 - 8002952: d91c bls.n 800298e + 80029f0: 683b ldr r3, [r7, #0] + 80029f2: 681b ldr r3, [r3, #0] + 80029f4: 2b09 cmp r3, #9 + 80029f6: d91c bls.n 8002a32 { MODIFY_REG(hadc->Instance->SMPR1 , - 8002954: 687b ldr r3, [r7, #4] - 8002956: 681b ldr r3, [r3, #0] - 8002958: 68d9 ldr r1, [r3, #12] - 800295a: 683b ldr r3, [r7, #0] - 800295c: 681a ldr r2, [r3, #0] - 800295e: 4613 mov r3, r2 - 8002960: 005b lsls r3, r3, #1 - 8002962: 4413 add r3, r2 - 8002964: 3b1e subs r3, #30 - 8002966: 2207 movs r2, #7 - 8002968: fa02 f303 lsl.w r3, r2, r3 - 800296c: 43db mvns r3, r3 - 800296e: 4019 ands r1, r3 - 8002970: 683b ldr r3, [r7, #0] - 8002972: 6898 ldr r0, [r3, #8] - 8002974: 683b ldr r3, [r7, #0] - 8002976: 681a ldr r2, [r3, #0] - 8002978: 4613 mov r3, r2 - 800297a: 005b lsls r3, r3, #1 - 800297c: 4413 add r3, r2 - 800297e: 3b1e subs r3, #30 - 8002980: fa00 f203 lsl.w r2, r0, r3 - 8002984: 687b ldr r3, [r7, #4] - 8002986: 681b ldr r3, [r3, #0] - 8002988: 430a orrs r2, r1 - 800298a: 60da str r2, [r3, #12] - 800298c: e019 b.n 80029c2 + 80029f8: 687b ldr r3, [r7, #4] + 80029fa: 681b ldr r3, [r3, #0] + 80029fc: 68d9 ldr r1, [r3, #12] + 80029fe: 683b ldr r3, [r7, #0] + 8002a00: 681a ldr r2, [r3, #0] + 8002a02: 4613 mov r3, r2 + 8002a04: 005b lsls r3, r3, #1 + 8002a06: 4413 add r3, r2 + 8002a08: 3b1e subs r3, #30 + 8002a0a: 2207 movs r2, #7 + 8002a0c: fa02 f303 lsl.w r3, r2, r3 + 8002a10: 43db mvns r3, r3 + 8002a12: 4019 ands r1, r3 + 8002a14: 683b ldr r3, [r7, #0] + 8002a16: 6898 ldr r0, [r3, #8] + 8002a18: 683b ldr r3, [r7, #0] + 8002a1a: 681a ldr r2, [r3, #0] + 8002a1c: 4613 mov r3, r2 + 8002a1e: 005b lsls r3, r3, #1 + 8002a20: 4413 add r3, r2 + 8002a22: 3b1e subs r3, #30 + 8002a24: fa00 f203 lsl.w r2, r0, r3 + 8002a28: 687b ldr r3, [r7, #4] + 8002a2a: 681b ldr r3, [r3, #0] + 8002a2c: 430a orrs r2, r1 + 8002a2e: 60da str r2, [r3, #12] + 8002a30: e019 b.n 8002a66 ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel) , ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) ); } else /* For channels 0 to 9 */ { MODIFY_REG(hadc->Instance->SMPR2 , - 800298e: 687b ldr r3, [r7, #4] - 8002990: 681b ldr r3, [r3, #0] - 8002992: 6919 ldr r1, [r3, #16] - 8002994: 683b ldr r3, [r7, #0] - 8002996: 681a ldr r2, [r3, #0] - 8002998: 4613 mov r3, r2 - 800299a: 005b lsls r3, r3, #1 - 800299c: 4413 add r3, r2 - 800299e: 2207 movs r2, #7 - 80029a0: fa02 f303 lsl.w r3, r2, r3 - 80029a4: 43db mvns r3, r3 - 80029a6: 4019 ands r1, r3 - 80029a8: 683b ldr r3, [r7, #0] - 80029aa: 6898 ldr r0, [r3, #8] - 80029ac: 683b ldr r3, [r7, #0] - 80029ae: 681a ldr r2, [r3, #0] - 80029b0: 4613 mov r3, r2 - 80029b2: 005b lsls r3, r3, #1 - 80029b4: 4413 add r3, r2 - 80029b6: fa00 f203 lsl.w r2, r0, r3 - 80029ba: 687b ldr r3, [r7, #4] - 80029bc: 681b ldr r3, [r3, #0] - 80029be: 430a orrs r2, r1 - 80029c0: 611a str r2, [r3, #16] + 8002a32: 687b ldr r3, [r7, #4] + 8002a34: 681b ldr r3, [r3, #0] + 8002a36: 6919 ldr r1, [r3, #16] + 8002a38: 683b ldr r3, [r7, #0] + 8002a3a: 681a ldr r2, [r3, #0] + 8002a3c: 4613 mov r3, r2 + 8002a3e: 005b lsls r3, r3, #1 + 8002a40: 4413 add r3, r2 + 8002a42: 2207 movs r2, #7 + 8002a44: fa02 f303 lsl.w r3, r2, r3 + 8002a48: 43db mvns r3, r3 + 8002a4a: 4019 ands r1, r3 + 8002a4c: 683b ldr r3, [r7, #0] + 8002a4e: 6898 ldr r0, [r3, #8] + 8002a50: 683b ldr r3, [r7, #0] + 8002a52: 681a ldr r2, [r3, #0] + 8002a54: 4613 mov r3, r2 + 8002a56: 005b lsls r3, r3, #1 + 8002a58: 4413 add r3, r2 + 8002a5a: fa00 f203 lsl.w r2, r0, r3 + 8002a5e: 687b ldr r3, [r7, #4] + 8002a60: 681b ldr r3, [r3, #0] + 8002a62: 430a orrs r2, r1 + 8002a64: 611a str r2, [r3, #16] ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) ); } /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor */ /* and VREFINT measurement path. */ if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || - 80029c2: 683b ldr r3, [r7, #0] - 80029c4: 681b ldr r3, [r3, #0] - 80029c6: 2b10 cmp r3, #16 - 80029c8: d003 beq.n 80029d2 + 8002a66: 683b ldr r3, [r7, #0] + 8002a68: 681b ldr r3, [r3, #0] + 8002a6a: 2b10 cmp r3, #16 + 8002a6c: d003 beq.n 8002a76 (sConfig->Channel == ADC_CHANNEL_VREFINT) ) - 80029ca: 683b ldr r3, [r7, #0] - 80029cc: 681b ldr r3, [r3, #0] + 8002a6e: 683b ldr r3, [r7, #0] + 8002a70: 681b ldr r3, [r3, #0] if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || - 80029ce: 2b11 cmp r3, #17 - 80029d0: d132 bne.n 8002a38 + 8002a72: 2b11 cmp r3, #17 + 8002a74: d132 bne.n 8002adc { /* For STM32F1 devices with several ADC: Only ADC1 can access internal */ /* measurement channels (VrefInt/TempSensor). If these channels are */ /* intended to be set on other ADC instances, an error is reported. */ if (hadc->Instance == ADC1) - 80029d2: 687b ldr r3, [r7, #4] - 80029d4: 681b ldr r3, [r3, #0] - 80029d6: 4a1d ldr r2, [pc, #116] @ (8002a4c ) - 80029d8: 4293 cmp r3, r2 - 80029da: d125 bne.n 8002a28 + 8002a76: 687b ldr r3, [r7, #4] + 8002a78: 681b ldr r3, [r3, #0] + 8002a7a: 4a1d ldr r2, [pc, #116] @ (8002af0 ) + 8002a7c: 4293 cmp r3, r2 + 8002a7e: d125 bne.n 8002acc { if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET) - 80029dc: 687b ldr r3, [r7, #4] - 80029de: 681b ldr r3, [r3, #0] - 80029e0: 689b ldr r3, [r3, #8] - 80029e2: f403 0300 and.w r3, r3, #8388608 @ 0x800000 - 80029e6: 2b00 cmp r3, #0 - 80029e8: d126 bne.n 8002a38 + 8002a80: 687b ldr r3, [r7, #4] + 8002a82: 681b ldr r3, [r3, #0] + 8002a84: 689b ldr r3, [r3, #8] + 8002a86: f403 0300 and.w r3, r3, #8388608 @ 0x800000 + 8002a8a: 2b00 cmp r3, #0 + 8002a8c: d126 bne.n 8002adc { SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE); - 80029ea: 687b ldr r3, [r7, #4] - 80029ec: 681b ldr r3, [r3, #0] - 80029ee: 689a ldr r2, [r3, #8] - 80029f0: 687b ldr r3, [r7, #4] - 80029f2: 681b ldr r3, [r3, #0] - 80029f4: f442 0200 orr.w r2, r2, #8388608 @ 0x800000 - 80029f8: 609a str r2, [r3, #8] + 8002a8e: 687b ldr r3, [r7, #4] + 8002a90: 681b ldr r3, [r3, #0] + 8002a92: 689a ldr r2, [r3, #8] + 8002a94: 687b ldr r3, [r7, #4] + 8002a96: 681b ldr r3, [r3, #0] + 8002a98: f442 0200 orr.w r2, r2, #8388608 @ 0x800000 + 8002a9c: 609a str r2, [r3, #8] if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) - 80029fa: 683b ldr r3, [r7, #0] - 80029fc: 681b ldr r3, [r3, #0] - 80029fe: 2b10 cmp r3, #16 - 8002a00: d11a bne.n 8002a38 + 8002a9e: 683b ldr r3, [r7, #0] + 8002aa0: 681b ldr r3, [r3, #0] + 8002aa2: 2b10 cmp r3, #16 + 8002aa4: d11a bne.n 8002adc { /* Delay for temperature sensor stabilization time */ /* Compute number of CPU cycles to wait for */ wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U)); - 8002a02: 4b13 ldr r3, [pc, #76] @ (8002a50 ) - 8002a04: 681b ldr r3, [r3, #0] - 8002a06: 4a13 ldr r2, [pc, #76] @ (8002a54 ) - 8002a08: fba2 2303 umull r2, r3, r2, r3 - 8002a0c: 0c9a lsrs r2, r3, #18 - 8002a0e: 4613 mov r3, r2 - 8002a10: 009b lsls r3, r3, #2 - 8002a12: 4413 add r3, r2 - 8002a14: 005b lsls r3, r3, #1 - 8002a16: 60bb str r3, [r7, #8] + 8002aa6: 4b13 ldr r3, [pc, #76] @ (8002af4 ) + 8002aa8: 681b ldr r3, [r3, #0] + 8002aaa: 4a13 ldr r2, [pc, #76] @ (8002af8 ) + 8002aac: fba2 2303 umull r2, r3, r2, r3 + 8002ab0: 0c9a lsrs r2, r3, #18 + 8002ab2: 4613 mov r3, r2 + 8002ab4: 009b lsls r3, r3, #2 + 8002ab6: 4413 add r3, r2 + 8002ab8: 005b lsls r3, r3, #1 + 8002aba: 60bb str r3, [r7, #8] while(wait_loop_index != 0U) - 8002a18: e002 b.n 8002a20 + 8002abc: e002 b.n 8002ac4 { wait_loop_index--; - 8002a1a: 68bb ldr r3, [r7, #8] - 8002a1c: 3b01 subs r3, #1 - 8002a1e: 60bb str r3, [r7, #8] + 8002abe: 68bb ldr r3, [r7, #8] + 8002ac0: 3b01 subs r3, #1 + 8002ac2: 60bb str r3, [r7, #8] while(wait_loop_index != 0U) - 8002a20: 68bb ldr r3, [r7, #8] - 8002a22: 2b00 cmp r3, #0 - 8002a24: d1f9 bne.n 8002a1a - 8002a26: e007 b.n 8002a38 + 8002ac4: 68bb ldr r3, [r7, #8] + 8002ac6: 2b00 cmp r3, #0 + 8002ac8: d1f9 bne.n 8002abe + 8002aca: e007 b.n 8002adc } } else { /* Update ADC state machine to error */ SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); - 8002a28: 687b ldr r3, [r7, #4] - 8002a2a: 6a9b ldr r3, [r3, #40] @ 0x28 - 8002a2c: f043 0220 orr.w r2, r3, #32 - 8002a30: 687b ldr r3, [r7, #4] - 8002a32: 629a str r2, [r3, #40] @ 0x28 + 8002acc: 687b ldr r3, [r7, #4] + 8002ace: 6a9b ldr r3, [r3, #40] @ 0x28 + 8002ad0: f043 0220 orr.w r2, r3, #32 + 8002ad4: 687b ldr r3, [r7, #4] + 8002ad6: 629a str r2, [r3, #40] @ 0x28 tmp_hal_status = HAL_ERROR; - 8002a34: 2301 movs r3, #1 - 8002a36: 73fb strb r3, [r7, #15] + 8002ad8: 2301 movs r3, #1 + 8002ada: 73fb strb r3, [r7, #15] } } /* Process unlocked */ __HAL_UNLOCK(hadc); - 8002a38: 687b ldr r3, [r7, #4] - 8002a3a: 2200 movs r2, #0 - 8002a3c: f883 2024 strb.w r2, [r3, #36] @ 0x24 + 8002adc: 687b ldr r3, [r7, #4] + 8002ade: 2200 movs r2, #0 + 8002ae0: f883 2024 strb.w r2, [r3, #36] @ 0x24 /* Return function status */ return tmp_hal_status; - 8002a40: 7bfb ldrb r3, [r7, #15] + 8002ae4: 7bfb ldrb r3, [r7, #15] } - 8002a42: 4618 mov r0, r3 - 8002a44: 3714 adds r7, #20 - 8002a46: 46bd mov sp, r7 - 8002a48: bc80 pop {r7} - 8002a4a: 4770 bx lr - 8002a4c: 40012400 .word 0x40012400 - 8002a50: 20000004 .word 0x20000004 - 8002a54: 431bde83 .word 0x431bde83 + 8002ae6: 4618 mov r0, r3 + 8002ae8: 3714 adds r7, #20 + 8002aea: 46bd mov sp, r7 + 8002aec: bc80 pop {r7} + 8002aee: 4770 bx lr + 8002af0: 40012400 .word 0x40012400 + 8002af4: 20000004 .word 0x20000004 + 8002af8: 431bde83 .word 0x431bde83 -08002a58 : +08002afc : * stopped to disable the ADC. * @param hadc: ADC handle * @retval HAL status. */ HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc) { - 8002a58: b580 push {r7, lr} - 8002a5a: b084 sub sp, #16 - 8002a5c: af00 add r7, sp, #0 - 8002a5e: 6078 str r0, [r7, #4] + 8002afc: b580 push {r7, lr} + 8002afe: b084 sub sp, #16 + 8002b00: af00 add r7, sp, #0 + 8002b02: 6078 str r0, [r7, #4] uint32_t tickstart = 0U; - 8002a60: 2300 movs r3, #0 - 8002a62: 60fb str r3, [r7, #12] + 8002b04: 2300 movs r3, #0 + 8002b06: 60fb str r3, [r7, #12] /* Verification if ADC is not already disabled */ if (ADC_IS_ENABLE(hadc) != RESET) - 8002a64: 687b ldr r3, [r7, #4] - 8002a66: 681b ldr r3, [r3, #0] - 8002a68: 689b ldr r3, [r3, #8] - 8002a6a: f003 0301 and.w r3, r3, #1 - 8002a6e: 2b01 cmp r3, #1 - 8002a70: d12e bne.n 8002ad0 + 8002b08: 687b ldr r3, [r7, #4] + 8002b0a: 681b ldr r3, [r3, #0] + 8002b0c: 689b ldr r3, [r3, #8] + 8002b0e: f003 0301 and.w r3, r3, #1 + 8002b12: 2b01 cmp r3, #1 + 8002b14: d12e bne.n 8002b74 { /* Disable the ADC peripheral */ __HAL_ADC_DISABLE(hadc); - 8002a72: 687b ldr r3, [r7, #4] - 8002a74: 681b ldr r3, [r3, #0] - 8002a76: 689a ldr r2, [r3, #8] - 8002a78: 687b ldr r3, [r7, #4] - 8002a7a: 681b ldr r3, [r3, #0] - 8002a7c: f022 0201 bic.w r2, r2, #1 - 8002a80: 609a str r2, [r3, #8] + 8002b16: 687b ldr r3, [r7, #4] + 8002b18: 681b ldr r3, [r3, #0] + 8002b1a: 689a ldr r2, [r3, #8] + 8002b1c: 687b ldr r3, [r7, #4] + 8002b1e: 681b ldr r3, [r3, #0] + 8002b20: f022 0201 bic.w r2, r2, #1 + 8002b24: 609a str r2, [r3, #8] /* Get tick count */ tickstart = HAL_GetTick(); - 8002a82: f7ff fe0f bl 80026a4 - 8002a86: 60f8 str r0, [r7, #12] + 8002b26: f7ff fe0f bl 8002748 + 8002b2a: 60f8 str r0, [r7, #12] /* Wait for ADC effectively disabled */ while(ADC_IS_ENABLE(hadc) != RESET) - 8002a88: e01b b.n 8002ac2 + 8002b2c: e01b b.n 8002b66 { if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT) - 8002a8a: f7ff fe0b bl 80026a4 - 8002a8e: 4602 mov r2, r0 - 8002a90: 68fb ldr r3, [r7, #12] - 8002a92: 1ad3 subs r3, r2, r3 - 8002a94: 2b02 cmp r3, #2 - 8002a96: d914 bls.n 8002ac2 + 8002b2e: f7ff fe0b bl 8002748 + 8002b32: 4602 mov r2, r0 + 8002b34: 68fb ldr r3, [r7, #12] + 8002b36: 1ad3 subs r3, r2, r3 + 8002b38: 2b02 cmp r3, #2 + 8002b3a: d914 bls.n 8002b66 { /* New check to avoid false timeout detection in case of preemption */ if(ADC_IS_ENABLE(hadc) != RESET) - 8002a98: 687b ldr r3, [r7, #4] - 8002a9a: 681b ldr r3, [r3, #0] - 8002a9c: 689b ldr r3, [r3, #8] - 8002a9e: f003 0301 and.w r3, r3, #1 - 8002aa2: 2b01 cmp r3, #1 - 8002aa4: d10d bne.n 8002ac2 + 8002b3c: 687b ldr r3, [r7, #4] + 8002b3e: 681b ldr r3, [r3, #0] + 8002b40: 689b ldr r3, [r3, #8] + 8002b42: f003 0301 and.w r3, r3, #1 + 8002b46: 2b01 cmp r3, #1 + 8002b48: d10d bne.n 8002b66 { /* Update ADC state machine to error */ SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); - 8002aa6: 687b ldr r3, [r7, #4] - 8002aa8: 6a9b ldr r3, [r3, #40] @ 0x28 - 8002aaa: f043 0210 orr.w r2, r3, #16 - 8002aae: 687b ldr r3, [r7, #4] - 8002ab0: 629a str r2, [r3, #40] @ 0x28 + 8002b4a: 687b ldr r3, [r7, #4] + 8002b4c: 6a9b ldr r3, [r3, #40] @ 0x28 + 8002b4e: f043 0210 orr.w r2, r3, #16 + 8002b52: 687b ldr r3, [r7, #4] + 8002b54: 629a str r2, [r3, #40] @ 0x28 /* Set ADC error code to ADC IP internal error */ SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); - 8002ab2: 687b ldr r3, [r7, #4] - 8002ab4: 6adb ldr r3, [r3, #44] @ 0x2c - 8002ab6: f043 0201 orr.w r2, r3, #1 - 8002aba: 687b ldr r3, [r7, #4] - 8002abc: 62da str r2, [r3, #44] @ 0x2c + 8002b56: 687b ldr r3, [r7, #4] + 8002b58: 6adb ldr r3, [r3, #44] @ 0x2c + 8002b5a: f043 0201 orr.w r2, r3, #1 + 8002b5e: 687b ldr r3, [r7, #4] + 8002b60: 62da str r2, [r3, #44] @ 0x2c return HAL_ERROR; - 8002abe: 2301 movs r3, #1 - 8002ac0: e007 b.n 8002ad2 + 8002b62: 2301 movs r3, #1 + 8002b64: e007 b.n 8002b76 while(ADC_IS_ENABLE(hadc) != RESET) - 8002ac2: 687b ldr r3, [r7, #4] - 8002ac4: 681b ldr r3, [r3, #0] - 8002ac6: 689b ldr r3, [r3, #8] - 8002ac8: f003 0301 and.w r3, r3, #1 - 8002acc: 2b01 cmp r3, #1 - 8002ace: d0dc beq.n 8002a8a + 8002b66: 687b ldr r3, [r7, #4] + 8002b68: 681b ldr r3, [r3, #0] + 8002b6a: 689b ldr r3, [r3, #8] + 8002b6c: f003 0301 and.w r3, r3, #1 + 8002b70: 2b01 cmp r3, #1 + 8002b72: d0dc beq.n 8002b2e } } } /* Return HAL status */ return HAL_OK; - 8002ad0: 2300 movs r3, #0 + 8002b74: 2300 movs r3, #0 } - 8002ad2: 4618 mov r0, r3 - 8002ad4: 3710 adds r7, #16 - 8002ad6: 46bd mov sp, r7 - 8002ad8: bd80 pop {r7, pc} + 8002b76: 4618 mov r0, r3 + 8002b78: 3710 adds r7, #16 + 8002b7a: 46bd mov sp, r7 + 8002b7c: bd80 pop {r7, pc} ... -08002adc <__NVIC_SetPriorityGrouping>: +08002b80 <__NVIC_SetPriorityGrouping>: In case of a conflict between priority grouping and available priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. \param [in] PriorityGroup Priority grouping field. */ __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) { - 8002adc: b480 push {r7} - 8002ade: b085 sub sp, #20 - 8002ae0: af00 add r7, sp, #0 - 8002ae2: 6078 str r0, [r7, #4] + 8002b80: b480 push {r7} + 8002b82: b085 sub sp, #20 + 8002b84: af00 add r7, sp, #0 + 8002b86: 6078 str r0, [r7, #4] uint32_t reg_value; uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - 8002ae4: 687b ldr r3, [r7, #4] - 8002ae6: f003 0307 and.w r3, r3, #7 - 8002aea: 60fb str r3, [r7, #12] + 8002b88: 687b ldr r3, [r7, #4] + 8002b8a: f003 0307 and.w r3, r3, #7 + 8002b8e: 60fb str r3, [r7, #12] reg_value = SCB->AIRCR; /* read old register configuration */ - 8002aec: 4b0c ldr r3, [pc, #48] @ (8002b20 <__NVIC_SetPriorityGrouping+0x44>) - 8002aee: 68db ldr r3, [r3, #12] - 8002af0: 60bb str r3, [r7, #8] + 8002b90: 4b0c ldr r3, [pc, #48] @ (8002bc4 <__NVIC_SetPriorityGrouping+0x44>) + 8002b92: 68db ldr r3, [r3, #12] + 8002b94: 60bb str r3, [r7, #8] reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - 8002af2: 68ba ldr r2, [r7, #8] - 8002af4: f64f 03ff movw r3, #63743 @ 0xf8ff - 8002af8: 4013 ands r3, r2 - 8002afa: 60bb str r3, [r7, #8] + 8002b96: 68ba ldr r2, [r7, #8] + 8002b98: f64f 03ff movw r3, #63743 @ 0xf8ff + 8002b9c: 4013 ands r3, r2 + 8002b9e: 60bb str r3, [r7, #8] reg_value = (reg_value | ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ - 8002afc: 68fb ldr r3, [r7, #12] - 8002afe: 021a lsls r2, r3, #8 + 8002ba0: 68fb ldr r3, [r7, #12] + 8002ba2: 021a lsls r2, r3, #8 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - 8002b00: 68bb ldr r3, [r7, #8] - 8002b02: 4313 orrs r3, r2 + 8002ba4: 68bb ldr r3, [r7, #8] + 8002ba6: 4313 orrs r3, r2 reg_value = (reg_value | - 8002b04: f043 63bf orr.w r3, r3, #100139008 @ 0x5f80000 - 8002b08: f443 3300 orr.w r3, r3, #131072 @ 0x20000 - 8002b0c: 60bb str r3, [r7, #8] + 8002ba8: f043 63bf orr.w r3, r3, #100139008 @ 0x5f80000 + 8002bac: f443 3300 orr.w r3, r3, #131072 @ 0x20000 + 8002bb0: 60bb str r3, [r7, #8] SCB->AIRCR = reg_value; - 8002b0e: 4a04 ldr r2, [pc, #16] @ (8002b20 <__NVIC_SetPriorityGrouping+0x44>) - 8002b10: 68bb ldr r3, [r7, #8] - 8002b12: 60d3 str r3, [r2, #12] + 8002bb2: 4a04 ldr r2, [pc, #16] @ (8002bc4 <__NVIC_SetPriorityGrouping+0x44>) + 8002bb4: 68bb ldr r3, [r7, #8] + 8002bb6: 60d3 str r3, [r2, #12] } - 8002b14: bf00 nop - 8002b16: 3714 adds r7, #20 - 8002b18: 46bd mov sp, r7 - 8002b1a: bc80 pop {r7} - 8002b1c: 4770 bx lr - 8002b1e: bf00 nop - 8002b20: e000ed00 .word 0xe000ed00 + 8002bb8: bf00 nop + 8002bba: 3714 adds r7, #20 + 8002bbc: 46bd mov sp, r7 + 8002bbe: bc80 pop {r7} + 8002bc0: 4770 bx lr + 8002bc2: bf00 nop + 8002bc4: e000ed00 .word 0xe000ed00 -08002b24 <__NVIC_GetPriorityGrouping>: +08002bc8 <__NVIC_GetPriorityGrouping>: \brief Get Priority Grouping \details Reads the priority grouping field from the NVIC Interrupt Controller. \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). */ __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) { - 8002b24: b480 push {r7} - 8002b26: af00 add r7, sp, #0 + 8002bc8: b480 push {r7} + 8002bca: af00 add r7, sp, #0 return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); - 8002b28: 4b04 ldr r3, [pc, #16] @ (8002b3c <__NVIC_GetPriorityGrouping+0x18>) - 8002b2a: 68db ldr r3, [r3, #12] - 8002b2c: 0a1b lsrs r3, r3, #8 - 8002b2e: f003 0307 and.w r3, r3, #7 + 8002bcc: 4b04 ldr r3, [pc, #16] @ (8002be0 <__NVIC_GetPriorityGrouping+0x18>) + 8002bce: 68db ldr r3, [r3, #12] + 8002bd0: 0a1b lsrs r3, r3, #8 + 8002bd2: f003 0307 and.w r3, r3, #7 } - 8002b32: 4618 mov r0, r3 - 8002b34: 46bd mov sp, r7 - 8002b36: bc80 pop {r7} - 8002b38: 4770 bx lr - 8002b3a: bf00 nop - 8002b3c: e000ed00 .word 0xe000ed00 + 8002bd6: 4618 mov r0, r3 + 8002bd8: 46bd mov sp, r7 + 8002bda: bc80 pop {r7} + 8002bdc: 4770 bx lr + 8002bde: bf00 nop + 8002be0: e000ed00 .word 0xe000ed00 -08002b40 <__NVIC_EnableIRQ>: +08002be4 <__NVIC_EnableIRQ>: \details Enables a device specific interrupt in the NVIC interrupt controller. \param [in] IRQn Device specific interrupt number. \note IRQn must not be negative. */ __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) { - 8002b40: b480 push {r7} - 8002b42: b083 sub sp, #12 - 8002b44: af00 add r7, sp, #0 - 8002b46: 4603 mov r3, r0 - 8002b48: 71fb strb r3, [r7, #7] + 8002be4: b480 push {r7} + 8002be6: b083 sub sp, #12 + 8002be8: af00 add r7, sp, #0 + 8002bea: 4603 mov r3, r0 + 8002bec: 71fb strb r3, [r7, #7] if ((int32_t)(IRQn) >= 0) - 8002b4a: f997 3007 ldrsb.w r3, [r7, #7] - 8002b4e: 2b00 cmp r3, #0 - 8002b50: db0b blt.n 8002b6a <__NVIC_EnableIRQ+0x2a> + 8002bee: f997 3007 ldrsb.w r3, [r7, #7] + 8002bf2: 2b00 cmp r3, #0 + 8002bf4: db0b blt.n 8002c0e <__NVIC_EnableIRQ+0x2a> { NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - 8002b52: 79fb ldrb r3, [r7, #7] - 8002b54: f003 021f and.w r2, r3, #31 - 8002b58: 4906 ldr r1, [pc, #24] @ (8002b74 <__NVIC_EnableIRQ+0x34>) - 8002b5a: f997 3007 ldrsb.w r3, [r7, #7] - 8002b5e: 095b lsrs r3, r3, #5 - 8002b60: 2001 movs r0, #1 - 8002b62: fa00 f202 lsl.w r2, r0, r2 - 8002b66: f841 2023 str.w r2, [r1, r3, lsl #2] + 8002bf6: 79fb ldrb r3, [r7, #7] + 8002bf8: f003 021f and.w r2, r3, #31 + 8002bfc: 4906 ldr r1, [pc, #24] @ (8002c18 <__NVIC_EnableIRQ+0x34>) + 8002bfe: f997 3007 ldrsb.w r3, [r7, #7] + 8002c02: 095b lsrs r3, r3, #5 + 8002c04: 2001 movs r0, #1 + 8002c06: fa00 f202 lsl.w r2, r0, r2 + 8002c0a: f841 2023 str.w r2, [r1, r3, lsl #2] } } - 8002b6a: bf00 nop - 8002b6c: 370c adds r7, #12 - 8002b6e: 46bd mov sp, r7 - 8002b70: bc80 pop {r7} - 8002b72: 4770 bx lr - 8002b74: e000e100 .word 0xe000e100 + 8002c0e: bf00 nop + 8002c10: 370c adds r7, #12 + 8002c12: 46bd mov sp, r7 + 8002c14: bc80 pop {r7} + 8002c16: 4770 bx lr + 8002c18: e000e100 .word 0xe000e100 -08002b78 <__NVIC_SetPriority>: +08002c1c <__NVIC_SetPriority>: \param [in] IRQn Interrupt number. \param [in] priority Priority to set. \note The priority cannot be set for every processor exception. */ __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) { - 8002b78: b480 push {r7} - 8002b7a: b083 sub sp, #12 - 8002b7c: af00 add r7, sp, #0 - 8002b7e: 4603 mov r3, r0 - 8002b80: 6039 str r1, [r7, #0] - 8002b82: 71fb strb r3, [r7, #7] + 8002c1c: b480 push {r7} + 8002c1e: b083 sub sp, #12 + 8002c20: af00 add r7, sp, #0 + 8002c22: 4603 mov r3, r0 + 8002c24: 6039 str r1, [r7, #0] + 8002c26: 71fb strb r3, [r7, #7] if ((int32_t)(IRQn) >= 0) - 8002b84: f997 3007 ldrsb.w r3, [r7, #7] - 8002b88: 2b00 cmp r3, #0 - 8002b8a: db0a blt.n 8002ba2 <__NVIC_SetPriority+0x2a> + 8002c28: f997 3007 ldrsb.w r3, [r7, #7] + 8002c2c: 2b00 cmp r3, #0 + 8002c2e: db0a blt.n 8002c46 <__NVIC_SetPriority+0x2a> { NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - 8002b8c: 683b ldr r3, [r7, #0] - 8002b8e: b2da uxtb r2, r3 - 8002b90: 490c ldr r1, [pc, #48] @ (8002bc4 <__NVIC_SetPriority+0x4c>) - 8002b92: f997 3007 ldrsb.w r3, [r7, #7] - 8002b96: 0112 lsls r2, r2, #4 - 8002b98: b2d2 uxtb r2, r2 - 8002b9a: 440b add r3, r1 - 8002b9c: f883 2300 strb.w r2, [r3, #768] @ 0x300 + 8002c30: 683b ldr r3, [r7, #0] + 8002c32: b2da uxtb r2, r3 + 8002c34: 490c ldr r1, [pc, #48] @ (8002c68 <__NVIC_SetPriority+0x4c>) + 8002c36: f997 3007 ldrsb.w r3, [r7, #7] + 8002c3a: 0112 lsls r2, r2, #4 + 8002c3c: b2d2 uxtb r2, r2 + 8002c3e: 440b add r3, r1 + 8002c40: f883 2300 strb.w r2, [r3, #768] @ 0x300 } else { SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); } } - 8002ba0: e00a b.n 8002bb8 <__NVIC_SetPriority+0x40> + 8002c44: e00a b.n 8002c5c <__NVIC_SetPriority+0x40> SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - 8002ba2: 683b ldr r3, [r7, #0] - 8002ba4: b2da uxtb r2, r3 - 8002ba6: 4908 ldr r1, [pc, #32] @ (8002bc8 <__NVIC_SetPriority+0x50>) - 8002ba8: 79fb ldrb r3, [r7, #7] - 8002baa: f003 030f and.w r3, r3, #15 - 8002bae: 3b04 subs r3, #4 - 8002bb0: 0112 lsls r2, r2, #4 - 8002bb2: b2d2 uxtb r2, r2 - 8002bb4: 440b add r3, r1 - 8002bb6: 761a strb r2, [r3, #24] + 8002c46: 683b ldr r3, [r7, #0] + 8002c48: b2da uxtb r2, r3 + 8002c4a: 4908 ldr r1, [pc, #32] @ (8002c6c <__NVIC_SetPriority+0x50>) + 8002c4c: 79fb ldrb r3, [r7, #7] + 8002c4e: f003 030f and.w r3, r3, #15 + 8002c52: 3b04 subs r3, #4 + 8002c54: 0112 lsls r2, r2, #4 + 8002c56: b2d2 uxtb r2, r2 + 8002c58: 440b add r3, r1 + 8002c5a: 761a strb r2, [r3, #24] } - 8002bb8: bf00 nop - 8002bba: 370c adds r7, #12 - 8002bbc: 46bd mov sp, r7 - 8002bbe: bc80 pop {r7} - 8002bc0: 4770 bx lr - 8002bc2: bf00 nop - 8002bc4: e000e100 .word 0xe000e100 - 8002bc8: e000ed00 .word 0xe000ed00 + 8002c5c: bf00 nop + 8002c5e: 370c adds r7, #12 + 8002c60: 46bd mov sp, r7 + 8002c62: bc80 pop {r7} + 8002c64: 4770 bx lr + 8002c66: bf00 nop + 8002c68: e000e100 .word 0xe000e100 + 8002c6c: e000ed00 .word 0xe000ed00 -08002bcc : +08002c70 : \param [in] PreemptPriority Preemptive priority value (starting from 0). \param [in] SubPriority Subpriority value (starting from 0). \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). */ __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) { - 8002bcc: b480 push {r7} - 8002bce: b089 sub sp, #36 @ 0x24 - 8002bd0: af00 add r7, sp, #0 - 8002bd2: 60f8 str r0, [r7, #12] - 8002bd4: 60b9 str r1, [r7, #8] - 8002bd6: 607a str r2, [r7, #4] + 8002c70: b480 push {r7} + 8002c72: b089 sub sp, #36 @ 0x24 + 8002c74: af00 add r7, sp, #0 + 8002c76: 60f8 str r0, [r7, #12] + 8002c78: 60b9 str r1, [r7, #8] + 8002c7a: 607a str r2, [r7, #4] uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - 8002bd8: 68fb ldr r3, [r7, #12] - 8002bda: f003 0307 and.w r3, r3, #7 - 8002bde: 61fb str r3, [r7, #28] + 8002c7c: 68fb ldr r3, [r7, #12] + 8002c7e: f003 0307 and.w r3, r3, #7 + 8002c82: 61fb str r3, [r7, #28] uint32_t PreemptPriorityBits; uint32_t SubPriorityBits; PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - 8002be0: 69fb ldr r3, [r7, #28] - 8002be2: f1c3 0307 rsb r3, r3, #7 - 8002be6: 2b04 cmp r3, #4 - 8002be8: bf28 it cs - 8002bea: 2304 movcs r3, #4 - 8002bec: 61bb str r3, [r7, #24] + 8002c84: 69fb ldr r3, [r7, #28] + 8002c86: f1c3 0307 rsb r3, r3, #7 + 8002c8a: 2b04 cmp r3, #4 + 8002c8c: bf28 it cs + 8002c8e: 2304 movcs r3, #4 + 8002c90: 61bb str r3, [r7, #24] SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - 8002bee: 69fb ldr r3, [r7, #28] - 8002bf0: 3304 adds r3, #4 - 8002bf2: 2b06 cmp r3, #6 - 8002bf4: d902 bls.n 8002bfc - 8002bf6: 69fb ldr r3, [r7, #28] - 8002bf8: 3b03 subs r3, #3 - 8002bfa: e000 b.n 8002bfe - 8002bfc: 2300 movs r3, #0 - 8002bfe: 617b str r3, [r7, #20] + 8002c92: 69fb ldr r3, [r7, #28] + 8002c94: 3304 adds r3, #4 + 8002c96: 2b06 cmp r3, #6 + 8002c98: d902 bls.n 8002ca0 + 8002c9a: 69fb ldr r3, [r7, #28] + 8002c9c: 3b03 subs r3, #3 + 8002c9e: e000 b.n 8002ca2 + 8002ca0: 2300 movs r3, #0 + 8002ca2: 617b str r3, [r7, #20] return ( ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - 8002c00: f04f 32ff mov.w r2, #4294967295 - 8002c04: 69bb ldr r3, [r7, #24] - 8002c06: fa02 f303 lsl.w r3, r2, r3 - 8002c0a: 43da mvns r2, r3 - 8002c0c: 68bb ldr r3, [r7, #8] - 8002c0e: 401a ands r2, r3 - 8002c10: 697b ldr r3, [r7, #20] - 8002c12: 409a lsls r2, r3 + 8002ca4: f04f 32ff mov.w r2, #4294967295 + 8002ca8: 69bb ldr r3, [r7, #24] + 8002caa: fa02 f303 lsl.w r3, r2, r3 + 8002cae: 43da mvns r2, r3 + 8002cb0: 68bb ldr r3, [r7, #8] + 8002cb2: 401a ands r2, r3 + 8002cb4: 697b ldr r3, [r7, #20] + 8002cb6: 409a lsls r2, r3 ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - 8002c14: f04f 31ff mov.w r1, #4294967295 - 8002c18: 697b ldr r3, [r7, #20] - 8002c1a: fa01 f303 lsl.w r3, r1, r3 - 8002c1e: 43d9 mvns r1, r3 - 8002c20: 687b ldr r3, [r7, #4] - 8002c22: 400b ands r3, r1 + 8002cb8: f04f 31ff mov.w r1, #4294967295 + 8002cbc: 697b ldr r3, [r7, #20] + 8002cbe: fa01 f303 lsl.w r3, r1, r3 + 8002cc2: 43d9 mvns r1, r3 + 8002cc4: 687b ldr r3, [r7, #4] + 8002cc6: 400b ands r3, r1 ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - 8002c24: 4313 orrs r3, r2 + 8002cc8: 4313 orrs r3, r2 ); } - 8002c26: 4618 mov r0, r3 - 8002c28: 3724 adds r7, #36 @ 0x24 - 8002c2a: 46bd mov sp, r7 - 8002c2c: bc80 pop {r7} - 8002c2e: 4770 bx lr + 8002cca: 4618 mov r0, r3 + 8002ccc: 3724 adds r7, #36 @ 0x24 + 8002cce: 46bd mov sp, r7 + 8002cd0: bc80 pop {r7} + 8002cd2: 4770 bx lr -08002c30 : +08002cd4 : \note When the variable __Vendor_SysTickConfig is set to 1, then the function SysTick_Config is not included. In this case, the file device.h must contain a vendor-specific implementation of this function. */ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) { - 8002c30: b580 push {r7, lr} - 8002c32: b082 sub sp, #8 - 8002c34: af00 add r7, sp, #0 - 8002c36: 6078 str r0, [r7, #4] + 8002cd4: b580 push {r7, lr} + 8002cd6: b082 sub sp, #8 + 8002cd8: af00 add r7, sp, #0 + 8002cda: 6078 str r0, [r7, #4] if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - 8002c38: 687b ldr r3, [r7, #4] - 8002c3a: 3b01 subs r3, #1 - 8002c3c: f1b3 7f80 cmp.w r3, #16777216 @ 0x1000000 - 8002c40: d301 bcc.n 8002c46 + 8002cdc: 687b ldr r3, [r7, #4] + 8002cde: 3b01 subs r3, #1 + 8002ce0: f1b3 7f80 cmp.w r3, #16777216 @ 0x1000000 + 8002ce4: d301 bcc.n 8002cea { return (1UL); /* Reload value impossible */ - 8002c42: 2301 movs r3, #1 - 8002c44: e00f b.n 8002c66 + 8002ce6: 2301 movs r3, #1 + 8002ce8: e00f b.n 8002d0a } SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - 8002c46: 4a0a ldr r2, [pc, #40] @ (8002c70 ) - 8002c48: 687b ldr r3, [r7, #4] - 8002c4a: 3b01 subs r3, #1 - 8002c4c: 6053 str r3, [r2, #4] + 8002cea: 4a0a ldr r2, [pc, #40] @ (8002d14 ) + 8002cec: 687b ldr r3, [r7, #4] + 8002cee: 3b01 subs r3, #1 + 8002cf0: 6053 str r3, [r2, #4] NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - 8002c4e: 210f movs r1, #15 - 8002c50: f04f 30ff mov.w r0, #4294967295 - 8002c54: f7ff ff90 bl 8002b78 <__NVIC_SetPriority> + 8002cf2: 210f movs r1, #15 + 8002cf4: f04f 30ff mov.w r0, #4294967295 + 8002cf8: f7ff ff90 bl 8002c1c <__NVIC_SetPriority> SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - 8002c58: 4b05 ldr r3, [pc, #20] @ (8002c70 ) - 8002c5a: 2200 movs r2, #0 - 8002c5c: 609a str r2, [r3, #8] + 8002cfc: 4b05 ldr r3, [pc, #20] @ (8002d14 ) + 8002cfe: 2200 movs r2, #0 + 8002d00: 609a str r2, [r3, #8] SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - 8002c5e: 4b04 ldr r3, [pc, #16] @ (8002c70 ) - 8002c60: 2207 movs r2, #7 - 8002c62: 601a str r2, [r3, #0] + 8002d02: 4b04 ldr r3, [pc, #16] @ (8002d14 ) + 8002d04: 2207 movs r2, #7 + 8002d06: 601a str r2, [r3, #0] SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ return (0UL); /* Function successful */ - 8002c64: 2300 movs r3, #0 + 8002d08: 2300 movs r3, #0 } - 8002c66: 4618 mov r0, r3 - 8002c68: 3708 adds r7, #8 - 8002c6a: 46bd mov sp, r7 - 8002c6c: bd80 pop {r7, pc} - 8002c6e: bf00 nop - 8002c70: e000e010 .word 0xe000e010 + 8002d0a: 4618 mov r0, r3 + 8002d0c: 3708 adds r7, #8 + 8002d0e: 46bd mov sp, r7 + 8002d10: bd80 pop {r7, pc} + 8002d12: bf00 nop + 8002d14: e000e010 .word 0xe000e010 -08002c74 : +08002d18 : * @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. * The pending IRQ priority will be managed only by the subpriority. * @retval None */ void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) { - 8002c74: b580 push {r7, lr} - 8002c76: b082 sub sp, #8 - 8002c78: af00 add r7, sp, #0 - 8002c7a: 6078 str r0, [r7, #4] + 8002d18: b580 push {r7, lr} + 8002d1a: b082 sub sp, #8 + 8002d1c: af00 add r7, sp, #0 + 8002d1e: 6078 str r0, [r7, #4] /* Check the parameters */ assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */ NVIC_SetPriorityGrouping(PriorityGroup); - 8002c7c: 6878 ldr r0, [r7, #4] - 8002c7e: f7ff ff2d bl 8002adc <__NVIC_SetPriorityGrouping> + 8002d20: 6878 ldr r0, [r7, #4] + 8002d22: f7ff ff2d bl 8002b80 <__NVIC_SetPriorityGrouping> } - 8002c82: bf00 nop - 8002c84: 3708 adds r7, #8 - 8002c86: 46bd mov sp, r7 - 8002c88: bd80 pop {r7, pc} + 8002d26: bf00 nop + 8002d28: 3708 adds r7, #8 + 8002d2a: 46bd mov sp, r7 + 8002d2c: bd80 pop {r7, pc} -08002c8a : +08002d2e : * This parameter can be a value between 0 and 15 * A lower priority value indicates a higher priority. * @retval None */ void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority) { - 8002c8a: b580 push {r7, lr} - 8002c8c: b086 sub sp, #24 - 8002c8e: af00 add r7, sp, #0 - 8002c90: 4603 mov r3, r0 - 8002c92: 60b9 str r1, [r7, #8] - 8002c94: 607a str r2, [r7, #4] - 8002c96: 73fb strb r3, [r7, #15] + 8002d2e: b580 push {r7, lr} + 8002d30: b086 sub sp, #24 + 8002d32: af00 add r7, sp, #0 + 8002d34: 4603 mov r3, r0 + 8002d36: 60b9 str r1, [r7, #8] + 8002d38: 607a str r2, [r7, #4] + 8002d3a: 73fb strb r3, [r7, #15] uint32_t prioritygroup = 0x00U; - 8002c98: 2300 movs r3, #0 - 8002c9a: 617b str r3, [r7, #20] + 8002d3c: 2300 movs r3, #0 + 8002d3e: 617b str r3, [r7, #20] /* Check the parameters */ assert_param(IS_NVIC_SUB_PRIORITY(SubPriority)); assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority)); prioritygroup = NVIC_GetPriorityGrouping(); - 8002c9c: f7ff ff42 bl 8002b24 <__NVIC_GetPriorityGrouping> - 8002ca0: 6178 str r0, [r7, #20] + 8002d40: f7ff ff42 bl 8002bc8 <__NVIC_GetPriorityGrouping> + 8002d44: 6178 str r0, [r7, #20] NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority)); - 8002ca2: 687a ldr r2, [r7, #4] - 8002ca4: 68b9 ldr r1, [r7, #8] - 8002ca6: 6978 ldr r0, [r7, #20] - 8002ca8: f7ff ff90 bl 8002bcc - 8002cac: 4602 mov r2, r0 - 8002cae: f997 300f ldrsb.w r3, [r7, #15] - 8002cb2: 4611 mov r1, r2 - 8002cb4: 4618 mov r0, r3 - 8002cb6: f7ff ff5f bl 8002b78 <__NVIC_SetPriority> + 8002d46: 687a ldr r2, [r7, #4] + 8002d48: 68b9 ldr r1, [r7, #8] + 8002d4a: 6978 ldr r0, [r7, #20] + 8002d4c: f7ff ff90 bl 8002c70 + 8002d50: 4602 mov r2, r0 + 8002d52: f997 300f ldrsb.w r3, [r7, #15] + 8002d56: 4611 mov r1, r2 + 8002d58: 4618 mov r0, r3 + 8002d5a: f7ff ff5f bl 8002c1c <__NVIC_SetPriority> } - 8002cba: bf00 nop - 8002cbc: 3718 adds r7, #24 - 8002cbe: 46bd mov sp, r7 - 8002cc0: bd80 pop {r7, pc} + 8002d5e: bf00 nop + 8002d60: 3718 adds r7, #24 + 8002d62: 46bd mov sp, r7 + 8002d64: bd80 pop {r7, pc} -08002cc2 : +08002d66 : * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h)) * @retval None */ void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) { - 8002cc2: b580 push {r7, lr} - 8002cc4: b082 sub sp, #8 - 8002cc6: af00 add r7, sp, #0 - 8002cc8: 4603 mov r3, r0 - 8002cca: 71fb strb r3, [r7, #7] + 8002d66: b580 push {r7, lr} + 8002d68: b082 sub sp, #8 + 8002d6a: af00 add r7, sp, #0 + 8002d6c: 4603 mov r3, r0 + 8002d6e: 71fb strb r3, [r7, #7] /* Check the parameters */ assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); /* Enable interrupt */ NVIC_EnableIRQ(IRQn); - 8002ccc: f997 3007 ldrsb.w r3, [r7, #7] - 8002cd0: 4618 mov r0, r3 - 8002cd2: f7ff ff35 bl 8002b40 <__NVIC_EnableIRQ> + 8002d70: f997 3007 ldrsb.w r3, [r7, #7] + 8002d74: 4618 mov r0, r3 + 8002d76: f7ff ff35 bl 8002be4 <__NVIC_EnableIRQ> } - 8002cd6: bf00 nop - 8002cd8: 3708 adds r7, #8 - 8002cda: 46bd mov sp, r7 - 8002cdc: bd80 pop {r7, pc} + 8002d7a: bf00 nop + 8002d7c: 3708 adds r7, #8 + 8002d7e: 46bd mov sp, r7 + 8002d80: bd80 pop {r7, pc} -08002cde : +08002d82 : * @param TicksNumb: Specifies the ticks Number of ticks between two interrupts. * @retval status: - 0 Function succeeded. * - 1 Function failed. */ uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) { - 8002cde: b580 push {r7, lr} - 8002ce0: b082 sub sp, #8 - 8002ce2: af00 add r7, sp, #0 - 8002ce4: 6078 str r0, [r7, #4] + 8002d82: b580 push {r7, lr} + 8002d84: b082 sub sp, #8 + 8002d86: af00 add r7, sp, #0 + 8002d88: 6078 str r0, [r7, #4] return SysTick_Config(TicksNumb); - 8002ce6: 6878 ldr r0, [r7, #4] - 8002ce8: f7ff ffa2 bl 8002c30 - 8002cec: 4603 mov r3, r0 + 8002d8a: 6878 ldr r0, [r7, #4] + 8002d8c: f7ff ffa2 bl 8002cd4 + 8002d90: 4603 mov r3, r0 } - 8002cee: 4618 mov r0, r3 - 8002cf0: 3708 adds r7, #8 - 8002cf2: 46bd mov sp, r7 - 8002cf4: bd80 pop {r7, pc} + 8002d92: 4618 mov r0, r3 + 8002d94: 3708 adds r7, #8 + 8002d96: 46bd mov sp, r7 + 8002d98: bd80 pop {r7, pc} -08002cf6 : +08002d9a : * @param hdma: pointer to a DMA_HandleTypeDef structure that contains * the configuration information for the specified DMA Channel. * @retval HAL status */ HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) { - 8002cf6: b480 push {r7} - 8002cf8: b085 sub sp, #20 - 8002cfa: af00 add r7, sp, #0 - 8002cfc: 6078 str r0, [r7, #4] + 8002d9a: b480 push {r7} + 8002d9c: b085 sub sp, #20 + 8002d9e: af00 add r7, sp, #0 + 8002da0: 6078 str r0, [r7, #4] HAL_StatusTypeDef status = HAL_OK; - 8002cfe: 2300 movs r3, #0 - 8002d00: 73fb strb r3, [r7, #15] + 8002da2: 2300 movs r3, #0 + 8002da4: 73fb strb r3, [r7, #15] if(hdma->State != HAL_DMA_STATE_BUSY) - 8002d02: 687b ldr r3, [r7, #4] - 8002d04: f893 3021 ldrb.w r3, [r3, #33] @ 0x21 - 8002d08: b2db uxtb r3, r3 - 8002d0a: 2b02 cmp r3, #2 - 8002d0c: d008 beq.n 8002d20 + 8002da6: 687b ldr r3, [r7, #4] + 8002da8: f893 3021 ldrb.w r3, [r3, #33] @ 0x21 + 8002dac: b2db uxtb r3, r3 + 8002dae: 2b02 cmp r3, #2 + 8002db0: d008 beq.n 8002dc4 { /* no transfer ongoing */ hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; - 8002d0e: 687b ldr r3, [r7, #4] - 8002d10: 2204 movs r2, #4 - 8002d12: 639a str r2, [r3, #56] @ 0x38 + 8002db2: 687b ldr r3, [r7, #4] + 8002db4: 2204 movs r2, #4 + 8002db6: 639a str r2, [r3, #56] @ 0x38 /* Process Unlocked */ __HAL_UNLOCK(hdma); - 8002d14: 687b ldr r3, [r7, #4] - 8002d16: 2200 movs r2, #0 - 8002d18: f883 2020 strb.w r2, [r3, #32] + 8002db8: 687b ldr r3, [r7, #4] + 8002dba: 2200 movs r2, #0 + 8002dbc: f883 2020 strb.w r2, [r3, #32] return HAL_ERROR; - 8002d1c: 2301 movs r3, #1 - 8002d1e: e020 b.n 8002d62 + 8002dc0: 2301 movs r3, #1 + 8002dc2: e020 b.n 8002e06 } else { /* Disable DMA IT */ __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); - 8002d20: 687b ldr r3, [r7, #4] - 8002d22: 681b ldr r3, [r3, #0] - 8002d24: 681a ldr r2, [r3, #0] - 8002d26: 687b ldr r3, [r7, #4] - 8002d28: 681b ldr r3, [r3, #0] - 8002d2a: f022 020e bic.w r2, r2, #14 - 8002d2e: 601a str r2, [r3, #0] + 8002dc4: 687b ldr r3, [r7, #4] + 8002dc6: 681b ldr r3, [r3, #0] + 8002dc8: 681a ldr r2, [r3, #0] + 8002dca: 687b ldr r3, [r7, #4] + 8002dcc: 681b ldr r3, [r3, #0] + 8002dce: f022 020e bic.w r2, r2, #14 + 8002dd2: 601a str r2, [r3, #0] /* Disable the channel */ __HAL_DMA_DISABLE(hdma); - 8002d30: 687b ldr r3, [r7, #4] - 8002d32: 681b ldr r3, [r3, #0] - 8002d34: 681a ldr r2, [r3, #0] - 8002d36: 687b ldr r3, [r7, #4] - 8002d38: 681b ldr r3, [r3, #0] - 8002d3a: f022 0201 bic.w r2, r2, #1 - 8002d3e: 601a str r2, [r3, #0] + 8002dd4: 687b ldr r3, [r7, #4] + 8002dd6: 681b ldr r3, [r3, #0] + 8002dd8: 681a ldr r2, [r3, #0] + 8002dda: 687b ldr r3, [r7, #4] + 8002ddc: 681b ldr r3, [r3, #0] + 8002dde: f022 0201 bic.w r2, r2, #1 + 8002de2: 601a str r2, [r3, #0] /* Clear all flags */ hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex); - 8002d40: 687b ldr r3, [r7, #4] - 8002d42: 6c1a ldr r2, [r3, #64] @ 0x40 - 8002d44: 687b ldr r3, [r7, #4] - 8002d46: 6bdb ldr r3, [r3, #60] @ 0x3c - 8002d48: 2101 movs r1, #1 - 8002d4a: fa01 f202 lsl.w r2, r1, r2 - 8002d4e: 605a str r2, [r3, #4] + 8002de4: 687b ldr r3, [r7, #4] + 8002de6: 6c1a ldr r2, [r3, #64] @ 0x40 + 8002de8: 687b ldr r3, [r7, #4] + 8002dea: 6bdb ldr r3, [r3, #60] @ 0x3c + 8002dec: 2101 movs r1, #1 + 8002dee: fa01 f202 lsl.w r2, r1, r2 + 8002df2: 605a str r2, [r3, #4] } /* Change the DMA state */ hdma->State = HAL_DMA_STATE_READY; - 8002d50: 687b ldr r3, [r7, #4] - 8002d52: 2201 movs r2, #1 - 8002d54: f883 2021 strb.w r2, [r3, #33] @ 0x21 + 8002df4: 687b ldr r3, [r7, #4] + 8002df6: 2201 movs r2, #1 + 8002df8: f883 2021 strb.w r2, [r3, #33] @ 0x21 /* Process Unlocked */ __HAL_UNLOCK(hdma); - 8002d58: 687b ldr r3, [r7, #4] - 8002d5a: 2200 movs r2, #0 - 8002d5c: f883 2020 strb.w r2, [r3, #32] + 8002dfc: 687b ldr r3, [r7, #4] + 8002dfe: 2200 movs r2, #0 + 8002e00: f883 2020 strb.w r2, [r3, #32] return status; - 8002d60: 7bfb ldrb r3, [r7, #15] + 8002e04: 7bfb ldrb r3, [r7, #15] } - 8002d62: 4618 mov r0, r3 - 8002d64: 3714 adds r7, #20 - 8002d66: 46bd mov sp, r7 - 8002d68: bc80 pop {r7} - 8002d6a: 4770 bx lr + 8002e06: 4618 mov r0, r3 + 8002e08: 3714 adds r7, #20 + 8002e0a: 46bd mov sp, r7 + 8002e0c: bc80 pop {r7} + 8002e0e: 4770 bx lr -08002d6c : +08002e10 : * @param hdma : pointer to a DMA_HandleTypeDef structure that contains * the configuration information for the specified DMA Channel. * @retval HAL status */ HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma) { - 8002d6c: b580 push {r7, lr} - 8002d6e: b084 sub sp, #16 - 8002d70: af00 add r7, sp, #0 - 8002d72: 6078 str r0, [r7, #4] + 8002e10: b580 push {r7, lr} + 8002e12: b084 sub sp, #16 + 8002e14: af00 add r7, sp, #0 + 8002e16: 6078 str r0, [r7, #4] HAL_StatusTypeDef status = HAL_OK; - 8002d74: 2300 movs r3, #0 - 8002d76: 73fb strb r3, [r7, #15] + 8002e18: 2300 movs r3, #0 + 8002e1a: 73fb strb r3, [r7, #15] if(HAL_DMA_STATE_BUSY != hdma->State) - 8002d78: 687b ldr r3, [r7, #4] - 8002d7a: f893 3021 ldrb.w r3, [r3, #33] @ 0x21 - 8002d7e: b2db uxtb r3, r3 - 8002d80: 2b02 cmp r3, #2 - 8002d82: d005 beq.n 8002d90 + 8002e1c: 687b ldr r3, [r7, #4] + 8002e1e: f893 3021 ldrb.w r3, [r3, #33] @ 0x21 + 8002e22: b2db uxtb r3, r3 + 8002e24: 2b02 cmp r3, #2 + 8002e26: d005 beq.n 8002e34 { /* no transfer ongoing */ hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; - 8002d84: 687b ldr r3, [r7, #4] - 8002d86: 2204 movs r2, #4 - 8002d88: 639a str r2, [r3, #56] @ 0x38 + 8002e28: 687b ldr r3, [r7, #4] + 8002e2a: 2204 movs r2, #4 + 8002e2c: 639a str r2, [r3, #56] @ 0x38 status = HAL_ERROR; - 8002d8a: 2301 movs r3, #1 - 8002d8c: 73fb strb r3, [r7, #15] - 8002d8e: e051 b.n 8002e34 + 8002e2e: 2301 movs r3, #1 + 8002e30: 73fb strb r3, [r7, #15] + 8002e32: e051 b.n 8002ed8 } else { /* Disable DMA IT */ __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); - 8002d90: 687b ldr r3, [r7, #4] - 8002d92: 681b ldr r3, [r3, #0] - 8002d94: 681a ldr r2, [r3, #0] - 8002d96: 687b ldr r3, [r7, #4] - 8002d98: 681b ldr r3, [r3, #0] - 8002d9a: f022 020e bic.w r2, r2, #14 - 8002d9e: 601a str r2, [r3, #0] + 8002e34: 687b ldr r3, [r7, #4] + 8002e36: 681b ldr r3, [r3, #0] + 8002e38: 681a ldr r2, [r3, #0] + 8002e3a: 687b ldr r3, [r7, #4] + 8002e3c: 681b ldr r3, [r3, #0] + 8002e3e: f022 020e bic.w r2, r2, #14 + 8002e42: 601a str r2, [r3, #0] /* Disable the channel */ __HAL_DMA_DISABLE(hdma); - 8002da0: 687b ldr r3, [r7, #4] - 8002da2: 681b ldr r3, [r3, #0] - 8002da4: 681a ldr r2, [r3, #0] - 8002da6: 687b ldr r3, [r7, #4] - 8002da8: 681b ldr r3, [r3, #0] - 8002daa: f022 0201 bic.w r2, r2, #1 - 8002dae: 601a str r2, [r3, #0] + 8002e44: 687b ldr r3, [r7, #4] + 8002e46: 681b ldr r3, [r3, #0] + 8002e48: 681a ldr r2, [r3, #0] + 8002e4a: 687b ldr r3, [r7, #4] + 8002e4c: 681b ldr r3, [r3, #0] + 8002e4e: f022 0201 bic.w r2, r2, #1 + 8002e52: 601a str r2, [r3, #0] /* Clear all flags */ __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma)); - 8002db0: 687b ldr r3, [r7, #4] - 8002db2: 681b ldr r3, [r3, #0] - 8002db4: 4a22 ldr r2, [pc, #136] @ (8002e40 ) - 8002db6: 4293 cmp r3, r2 - 8002db8: d029 beq.n 8002e0e - 8002dba: 687b ldr r3, [r7, #4] - 8002dbc: 681b ldr r3, [r3, #0] - 8002dbe: 4a21 ldr r2, [pc, #132] @ (8002e44 ) - 8002dc0: 4293 cmp r3, r2 - 8002dc2: d022 beq.n 8002e0a - 8002dc4: 687b ldr r3, [r7, #4] - 8002dc6: 681b ldr r3, [r3, #0] - 8002dc8: 4a1f ldr r2, [pc, #124] @ (8002e48 ) - 8002dca: 4293 cmp r3, r2 - 8002dcc: d01a beq.n 8002e04 - 8002dce: 687b ldr r3, [r7, #4] - 8002dd0: 681b ldr r3, [r3, #0] - 8002dd2: 4a1e ldr r2, [pc, #120] @ (8002e4c ) - 8002dd4: 4293 cmp r3, r2 - 8002dd6: d012 beq.n 8002dfe - 8002dd8: 687b ldr r3, [r7, #4] - 8002dda: 681b ldr r3, [r3, #0] - 8002ddc: 4a1c ldr r2, [pc, #112] @ (8002e50 ) - 8002dde: 4293 cmp r3, r2 - 8002de0: d00a beq.n 8002df8 - 8002de2: 687b ldr r3, [r7, #4] - 8002de4: 681b ldr r3, [r3, #0] - 8002de6: 4a1b ldr r2, [pc, #108] @ (8002e54 ) - 8002de8: 4293 cmp r3, r2 - 8002dea: d102 bne.n 8002df2 - 8002dec: f44f 1380 mov.w r3, #1048576 @ 0x100000 - 8002df0: e00e b.n 8002e10 - 8002df2: f04f 7380 mov.w r3, #16777216 @ 0x1000000 - 8002df6: e00b b.n 8002e10 - 8002df8: f44f 3380 mov.w r3, #65536 @ 0x10000 - 8002dfc: e008 b.n 8002e10 - 8002dfe: f44f 5380 mov.w r3, #4096 @ 0x1000 - 8002e02: e005 b.n 8002e10 - 8002e04: f44f 7380 mov.w r3, #256 @ 0x100 - 8002e08: e002 b.n 8002e10 - 8002e0a: 2310 movs r3, #16 - 8002e0c: e000 b.n 8002e10 - 8002e0e: 2301 movs r3, #1 - 8002e10: 4a11 ldr r2, [pc, #68] @ (8002e58 ) - 8002e12: 6053 str r3, [r2, #4] + 8002e54: 687b ldr r3, [r7, #4] + 8002e56: 681b ldr r3, [r3, #0] + 8002e58: 4a22 ldr r2, [pc, #136] @ (8002ee4 ) + 8002e5a: 4293 cmp r3, r2 + 8002e5c: d029 beq.n 8002eb2 + 8002e5e: 687b ldr r3, [r7, #4] + 8002e60: 681b ldr r3, [r3, #0] + 8002e62: 4a21 ldr r2, [pc, #132] @ (8002ee8 ) + 8002e64: 4293 cmp r3, r2 + 8002e66: d022 beq.n 8002eae + 8002e68: 687b ldr r3, [r7, #4] + 8002e6a: 681b ldr r3, [r3, #0] + 8002e6c: 4a1f ldr r2, [pc, #124] @ (8002eec ) + 8002e6e: 4293 cmp r3, r2 + 8002e70: d01a beq.n 8002ea8 + 8002e72: 687b ldr r3, [r7, #4] + 8002e74: 681b ldr r3, [r3, #0] + 8002e76: 4a1e ldr r2, [pc, #120] @ (8002ef0 ) + 8002e78: 4293 cmp r3, r2 + 8002e7a: d012 beq.n 8002ea2 + 8002e7c: 687b ldr r3, [r7, #4] + 8002e7e: 681b ldr r3, [r3, #0] + 8002e80: 4a1c ldr r2, [pc, #112] @ (8002ef4 ) + 8002e82: 4293 cmp r3, r2 + 8002e84: d00a beq.n 8002e9c + 8002e86: 687b ldr r3, [r7, #4] + 8002e88: 681b ldr r3, [r3, #0] + 8002e8a: 4a1b ldr r2, [pc, #108] @ (8002ef8 ) + 8002e8c: 4293 cmp r3, r2 + 8002e8e: d102 bne.n 8002e96 + 8002e90: f44f 1380 mov.w r3, #1048576 @ 0x100000 + 8002e94: e00e b.n 8002eb4 + 8002e96: f04f 7380 mov.w r3, #16777216 @ 0x1000000 + 8002e9a: e00b b.n 8002eb4 + 8002e9c: f44f 3380 mov.w r3, #65536 @ 0x10000 + 8002ea0: e008 b.n 8002eb4 + 8002ea2: f44f 5380 mov.w r3, #4096 @ 0x1000 + 8002ea6: e005 b.n 8002eb4 + 8002ea8: f44f 7380 mov.w r3, #256 @ 0x100 + 8002eac: e002 b.n 8002eb4 + 8002eae: 2310 movs r3, #16 + 8002eb0: e000 b.n 8002eb4 + 8002eb2: 2301 movs r3, #1 + 8002eb4: 4a11 ldr r2, [pc, #68] @ (8002efc ) + 8002eb6: 6053 str r3, [r2, #4] /* Change the DMA state */ hdma->State = HAL_DMA_STATE_READY; - 8002e14: 687b ldr r3, [r7, #4] - 8002e16: 2201 movs r2, #1 - 8002e18: f883 2021 strb.w r2, [r3, #33] @ 0x21 + 8002eb8: 687b ldr r3, [r7, #4] + 8002eba: 2201 movs r2, #1 + 8002ebc: f883 2021 strb.w r2, [r3, #33] @ 0x21 /* Process Unlocked */ __HAL_UNLOCK(hdma); - 8002e1c: 687b ldr r3, [r7, #4] - 8002e1e: 2200 movs r2, #0 - 8002e20: f883 2020 strb.w r2, [r3, #32] + 8002ec0: 687b ldr r3, [r7, #4] + 8002ec2: 2200 movs r2, #0 + 8002ec4: f883 2020 strb.w r2, [r3, #32] /* Call User Abort callback */ if(hdma->XferAbortCallback != NULL) - 8002e24: 687b ldr r3, [r7, #4] - 8002e26: 6b5b ldr r3, [r3, #52] @ 0x34 - 8002e28: 2b00 cmp r3, #0 - 8002e2a: d003 beq.n 8002e34 + 8002ec8: 687b ldr r3, [r7, #4] + 8002eca: 6b5b ldr r3, [r3, #52] @ 0x34 + 8002ecc: 2b00 cmp r3, #0 + 8002ece: d003 beq.n 8002ed8 { hdma->XferAbortCallback(hdma); - 8002e2c: 687b ldr r3, [r7, #4] - 8002e2e: 6b5b ldr r3, [r3, #52] @ 0x34 - 8002e30: 6878 ldr r0, [r7, #4] - 8002e32: 4798 blx r3 + 8002ed0: 687b ldr r3, [r7, #4] + 8002ed2: 6b5b ldr r3, [r3, #52] @ 0x34 + 8002ed4: 6878 ldr r0, [r7, #4] + 8002ed6: 4798 blx r3 } } return status; - 8002e34: 7bfb ldrb r3, [r7, #15] + 8002ed8: 7bfb ldrb r3, [r7, #15] } - 8002e36: 4618 mov r0, r3 - 8002e38: 3710 adds r7, #16 - 8002e3a: 46bd mov sp, r7 - 8002e3c: bd80 pop {r7, pc} - 8002e3e: bf00 nop - 8002e40: 40020008 .word 0x40020008 - 8002e44: 4002001c .word 0x4002001c - 8002e48: 40020030 .word 0x40020030 - 8002e4c: 40020044 .word 0x40020044 - 8002e50: 40020058 .word 0x40020058 - 8002e54: 4002006c .word 0x4002006c - 8002e58: 40020000 .word 0x40020000 + 8002eda: 4618 mov r0, r3 + 8002edc: 3710 adds r7, #16 + 8002ede: 46bd mov sp, r7 + 8002ee0: bd80 pop {r7, pc} + 8002ee2: bf00 nop + 8002ee4: 40020008 .word 0x40020008 + 8002ee8: 4002001c .word 0x4002001c + 8002eec: 40020030 .word 0x40020030 + 8002ef0: 40020044 .word 0x40020044 + 8002ef4: 40020058 .word 0x40020058 + 8002ef8: 4002006c .word 0x4002006c + 8002efc: 40020000 .word 0x40020000 -08002e5c : +08002f00 : * @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains * the configuration information for the specified GPIO peripheral. * @retval None */ void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) { - 8002e5c: b480 push {r7} - 8002e5e: b08b sub sp, #44 @ 0x2c - 8002e60: af00 add r7, sp, #0 - 8002e62: 6078 str r0, [r7, #4] - 8002e64: 6039 str r1, [r7, #0] + 8002f00: b480 push {r7} + 8002f02: b08b sub sp, #44 @ 0x2c + 8002f04: af00 add r7, sp, #0 + 8002f06: 6078 str r0, [r7, #4] + 8002f08: 6039 str r1, [r7, #0] uint32_t position = 0x00u; - 8002e66: 2300 movs r3, #0 - 8002e68: 627b str r3, [r7, #36] @ 0x24 + 8002f0a: 2300 movs r3, #0 + 8002f0c: 627b str r3, [r7, #36] @ 0x24 uint32_t ioposition; uint32_t iocurrent; uint32_t temp; uint32_t config = 0x00u; - 8002e6a: 2300 movs r3, #0 - 8002e6c: 623b str r3, [r7, #32] + 8002f0e: 2300 movs r3, #0 + 8002f10: 623b str r3, [r7, #32] assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); assert_param(IS_GPIO_PIN(GPIO_Init->Pin)); assert_param(IS_GPIO_MODE(GPIO_Init->Mode)); /* Configure the port pins */ while (((GPIO_Init->Pin) >> position) != 0x00u) - 8002e6e: e169 b.n 8003144 + 8002f12: e169 b.n 80031e8 { /* Get the IO position */ ioposition = (0x01uL << position); - 8002e70: 2201 movs r2, #1 - 8002e72: 6a7b ldr r3, [r7, #36] @ 0x24 - 8002e74: fa02 f303 lsl.w r3, r2, r3 - 8002e78: 61fb str r3, [r7, #28] + 8002f14: 2201 movs r2, #1 + 8002f16: 6a7b ldr r3, [r7, #36] @ 0x24 + 8002f18: fa02 f303 lsl.w r3, r2, r3 + 8002f1c: 61fb str r3, [r7, #28] /* Get the current IO position */ iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition; - 8002e7a: 683b ldr r3, [r7, #0] - 8002e7c: 681b ldr r3, [r3, #0] - 8002e7e: 69fa ldr r2, [r7, #28] - 8002e80: 4013 ands r3, r2 - 8002e82: 61bb str r3, [r7, #24] + 8002f1e: 683b ldr r3, [r7, #0] + 8002f20: 681b ldr r3, [r3, #0] + 8002f22: 69fa ldr r2, [r7, #28] + 8002f24: 4013 ands r3, r2 + 8002f26: 61bb str r3, [r7, #24] if (iocurrent == ioposition) - 8002e84: 69ba ldr r2, [r7, #24] - 8002e86: 69fb ldr r3, [r7, #28] - 8002e88: 429a cmp r2, r3 - 8002e8a: f040 8158 bne.w 800313e + 8002f28: 69ba ldr r2, [r7, #24] + 8002f2a: 69fb ldr r3, [r7, #28] + 8002f2c: 429a cmp r2, r3 + 8002f2e: f040 8158 bne.w 80031e2 { /* Check the Alternate function parameters */ assert_param(IS_GPIO_AF_INSTANCE(GPIOx)); /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */ switch (GPIO_Init->Mode) - 8002e8e: 683b ldr r3, [r7, #0] - 8002e90: 685b ldr r3, [r3, #4] - 8002e92: 4a9a ldr r2, [pc, #616] @ (80030fc ) - 8002e94: 4293 cmp r3, r2 - 8002e96: d05e beq.n 8002f56 - 8002e98: 4a98 ldr r2, [pc, #608] @ (80030fc ) - 8002e9a: 4293 cmp r3, r2 - 8002e9c: d875 bhi.n 8002f8a - 8002e9e: 4a98 ldr r2, [pc, #608] @ (8003100 ) - 8002ea0: 4293 cmp r3, r2 - 8002ea2: d058 beq.n 8002f56 - 8002ea4: 4a96 ldr r2, [pc, #600] @ (8003100 ) - 8002ea6: 4293 cmp r3, r2 - 8002ea8: d86f bhi.n 8002f8a - 8002eaa: 4a96 ldr r2, [pc, #600] @ (8003104 ) - 8002eac: 4293 cmp r3, r2 - 8002eae: d052 beq.n 8002f56 - 8002eb0: 4a94 ldr r2, [pc, #592] @ (8003104 ) - 8002eb2: 4293 cmp r3, r2 - 8002eb4: d869 bhi.n 8002f8a - 8002eb6: 4a94 ldr r2, [pc, #592] @ (8003108 ) - 8002eb8: 4293 cmp r3, r2 - 8002eba: d04c beq.n 8002f56 - 8002ebc: 4a92 ldr r2, [pc, #584] @ (8003108 ) - 8002ebe: 4293 cmp r3, r2 - 8002ec0: d863 bhi.n 8002f8a - 8002ec2: 4a92 ldr r2, [pc, #584] @ (800310c ) - 8002ec4: 4293 cmp r3, r2 - 8002ec6: d046 beq.n 8002f56 - 8002ec8: 4a90 ldr r2, [pc, #576] @ (800310c ) - 8002eca: 4293 cmp r3, r2 - 8002ecc: d85d bhi.n 8002f8a - 8002ece: 2b12 cmp r3, #18 - 8002ed0: d82a bhi.n 8002f28 - 8002ed2: 2b12 cmp r3, #18 - 8002ed4: d859 bhi.n 8002f8a - 8002ed6: a201 add r2, pc, #4 @ (adr r2, 8002edc ) - 8002ed8: f852 f023 ldr.w pc, [r2, r3, lsl #2] - 8002edc: 08002f57 .word 0x08002f57 - 8002ee0: 08002f31 .word 0x08002f31 - 8002ee4: 08002f43 .word 0x08002f43 - 8002ee8: 08002f85 .word 0x08002f85 - 8002eec: 08002f8b .word 0x08002f8b - 8002ef0: 08002f8b .word 0x08002f8b - 8002ef4: 08002f8b .word 0x08002f8b - 8002ef8: 08002f8b .word 0x08002f8b - 8002efc: 08002f8b .word 0x08002f8b - 8002f00: 08002f8b .word 0x08002f8b - 8002f04: 08002f8b .word 0x08002f8b - 8002f08: 08002f8b .word 0x08002f8b - 8002f0c: 08002f8b .word 0x08002f8b - 8002f10: 08002f8b .word 0x08002f8b - 8002f14: 08002f8b .word 0x08002f8b - 8002f18: 08002f8b .word 0x08002f8b - 8002f1c: 08002f8b .word 0x08002f8b - 8002f20: 08002f39 .word 0x08002f39 - 8002f24: 08002f4d .word 0x08002f4d - 8002f28: 4a79 ldr r2, [pc, #484] @ (8003110 ) - 8002f2a: 4293 cmp r3, r2 - 8002f2c: d013 beq.n 8002f56 + 8002f32: 683b ldr r3, [r7, #0] + 8002f34: 685b ldr r3, [r3, #4] + 8002f36: 4a9a ldr r2, [pc, #616] @ (80031a0 ) + 8002f38: 4293 cmp r3, r2 + 8002f3a: d05e beq.n 8002ffa + 8002f3c: 4a98 ldr r2, [pc, #608] @ (80031a0 ) + 8002f3e: 4293 cmp r3, r2 + 8002f40: d875 bhi.n 800302e + 8002f42: 4a98 ldr r2, [pc, #608] @ (80031a4 ) + 8002f44: 4293 cmp r3, r2 + 8002f46: d058 beq.n 8002ffa + 8002f48: 4a96 ldr r2, [pc, #600] @ (80031a4 ) + 8002f4a: 4293 cmp r3, r2 + 8002f4c: d86f bhi.n 800302e + 8002f4e: 4a96 ldr r2, [pc, #600] @ (80031a8 ) + 8002f50: 4293 cmp r3, r2 + 8002f52: d052 beq.n 8002ffa + 8002f54: 4a94 ldr r2, [pc, #592] @ (80031a8 ) + 8002f56: 4293 cmp r3, r2 + 8002f58: d869 bhi.n 800302e + 8002f5a: 4a94 ldr r2, [pc, #592] @ (80031ac ) + 8002f5c: 4293 cmp r3, r2 + 8002f5e: d04c beq.n 8002ffa + 8002f60: 4a92 ldr r2, [pc, #584] @ (80031ac ) + 8002f62: 4293 cmp r3, r2 + 8002f64: d863 bhi.n 800302e + 8002f66: 4a92 ldr r2, [pc, #584] @ (80031b0 ) + 8002f68: 4293 cmp r3, r2 + 8002f6a: d046 beq.n 8002ffa + 8002f6c: 4a90 ldr r2, [pc, #576] @ (80031b0 ) + 8002f6e: 4293 cmp r3, r2 + 8002f70: d85d bhi.n 800302e + 8002f72: 2b12 cmp r3, #18 + 8002f74: d82a bhi.n 8002fcc + 8002f76: 2b12 cmp r3, #18 + 8002f78: d859 bhi.n 800302e + 8002f7a: a201 add r2, pc, #4 @ (adr r2, 8002f80 ) + 8002f7c: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 8002f80: 08002ffb .word 0x08002ffb + 8002f84: 08002fd5 .word 0x08002fd5 + 8002f88: 08002fe7 .word 0x08002fe7 + 8002f8c: 08003029 .word 0x08003029 + 8002f90: 0800302f .word 0x0800302f + 8002f94: 0800302f .word 0x0800302f + 8002f98: 0800302f .word 0x0800302f + 8002f9c: 0800302f .word 0x0800302f + 8002fa0: 0800302f .word 0x0800302f + 8002fa4: 0800302f .word 0x0800302f + 8002fa8: 0800302f .word 0x0800302f + 8002fac: 0800302f .word 0x0800302f + 8002fb0: 0800302f .word 0x0800302f + 8002fb4: 0800302f .word 0x0800302f + 8002fb8: 0800302f .word 0x0800302f + 8002fbc: 0800302f .word 0x0800302f + 8002fc0: 0800302f .word 0x0800302f + 8002fc4: 08002fdd .word 0x08002fdd + 8002fc8: 08002ff1 .word 0x08002ff1 + 8002fcc: 4a79 ldr r2, [pc, #484] @ (80031b4 ) + 8002fce: 4293 cmp r3, r2 + 8002fd0: d013 beq.n 8002ffa config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG; break; /* Parameters are checked with assert_param */ default: break; - 8002f2e: e02c b.n 8002f8a + 8002fd2: e02c b.n 800302e config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP; - 8002f30: 683b ldr r3, [r7, #0] - 8002f32: 68db ldr r3, [r3, #12] - 8002f34: 623b str r3, [r7, #32] + 8002fd4: 683b ldr r3, [r7, #0] + 8002fd6: 68db ldr r3, [r3, #12] + 8002fd8: 623b str r3, [r7, #32] break; - 8002f36: e029 b.n 8002f8c + 8002fda: e029 b.n 8003030 config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD; - 8002f38: 683b ldr r3, [r7, #0] - 8002f3a: 68db ldr r3, [r3, #12] - 8002f3c: 3304 adds r3, #4 - 8002f3e: 623b str r3, [r7, #32] + 8002fdc: 683b ldr r3, [r7, #0] + 8002fde: 68db ldr r3, [r3, #12] + 8002fe0: 3304 adds r3, #4 + 8002fe2: 623b str r3, [r7, #32] break; - 8002f40: e024 b.n 8002f8c + 8002fe4: e024 b.n 8003030 config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP; - 8002f42: 683b ldr r3, [r7, #0] - 8002f44: 68db ldr r3, [r3, #12] - 8002f46: 3308 adds r3, #8 - 8002f48: 623b str r3, [r7, #32] + 8002fe6: 683b ldr r3, [r7, #0] + 8002fe8: 68db ldr r3, [r3, #12] + 8002fea: 3308 adds r3, #8 + 8002fec: 623b str r3, [r7, #32] break; - 8002f4a: e01f b.n 8002f8c + 8002fee: e01f b.n 8003030 config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD; - 8002f4c: 683b ldr r3, [r7, #0] - 8002f4e: 68db ldr r3, [r3, #12] - 8002f50: 330c adds r3, #12 - 8002f52: 623b str r3, [r7, #32] + 8002ff0: 683b ldr r3, [r7, #0] + 8002ff2: 68db ldr r3, [r3, #12] + 8002ff4: 330c adds r3, #12 + 8002ff6: 623b str r3, [r7, #32] break; - 8002f54: e01a b.n 8002f8c + 8002ff8: e01a b.n 8003030 if (GPIO_Init->Pull == GPIO_NOPULL) - 8002f56: 683b ldr r3, [r7, #0] - 8002f58: 689b ldr r3, [r3, #8] - 8002f5a: 2b00 cmp r3, #0 - 8002f5c: d102 bne.n 8002f64 + 8002ffa: 683b ldr r3, [r7, #0] + 8002ffc: 689b ldr r3, [r3, #8] + 8002ffe: 2b00 cmp r3, #0 + 8003000: d102 bne.n 8003008 config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING; - 8002f5e: 2304 movs r3, #4 - 8002f60: 623b str r3, [r7, #32] + 8003002: 2304 movs r3, #4 + 8003004: 623b str r3, [r7, #32] break; - 8002f62: e013 b.n 8002f8c + 8003006: e013 b.n 8003030 else if (GPIO_Init->Pull == GPIO_PULLUP) - 8002f64: 683b ldr r3, [r7, #0] - 8002f66: 689b ldr r3, [r3, #8] - 8002f68: 2b01 cmp r3, #1 - 8002f6a: d105 bne.n 8002f78 + 8003008: 683b ldr r3, [r7, #0] + 800300a: 689b ldr r3, [r3, #8] + 800300c: 2b01 cmp r3, #1 + 800300e: d105 bne.n 800301c config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD; - 8002f6c: 2308 movs r3, #8 - 8002f6e: 623b str r3, [r7, #32] + 8003010: 2308 movs r3, #8 + 8003012: 623b str r3, [r7, #32] GPIOx->BSRR = ioposition; - 8002f70: 687b ldr r3, [r7, #4] - 8002f72: 69fa ldr r2, [r7, #28] - 8002f74: 611a str r2, [r3, #16] + 8003014: 687b ldr r3, [r7, #4] + 8003016: 69fa ldr r2, [r7, #28] + 8003018: 611a str r2, [r3, #16] break; - 8002f76: e009 b.n 8002f8c + 800301a: e009 b.n 8003030 config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD; - 8002f78: 2308 movs r3, #8 - 8002f7a: 623b str r3, [r7, #32] + 800301c: 2308 movs r3, #8 + 800301e: 623b str r3, [r7, #32] GPIOx->BRR = ioposition; - 8002f7c: 687b ldr r3, [r7, #4] - 8002f7e: 69fa ldr r2, [r7, #28] - 8002f80: 615a str r2, [r3, #20] + 8003020: 687b ldr r3, [r7, #4] + 8003022: 69fa ldr r2, [r7, #28] + 8003024: 615a str r2, [r3, #20] break; - 8002f82: e003 b.n 8002f8c + 8003026: e003 b.n 8003030 config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG; - 8002f84: 2300 movs r3, #0 - 8002f86: 623b str r3, [r7, #32] + 8003028: 2300 movs r3, #0 + 800302a: 623b str r3, [r7, #32] break; - 8002f88: e000 b.n 8002f8c + 800302c: e000 b.n 8003030 break; - 8002f8a: bf00 nop + 800302e: bf00 nop } /* Check if the current bit belongs to first half or last half of the pin count number in order to address CRH or CRL register*/ configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH; - 8002f8c: 69bb ldr r3, [r7, #24] - 8002f8e: 2bff cmp r3, #255 @ 0xff - 8002f90: d801 bhi.n 8002f96 - 8002f92: 687b ldr r3, [r7, #4] - 8002f94: e001 b.n 8002f9a - 8002f96: 687b ldr r3, [r7, #4] - 8002f98: 3304 adds r3, #4 - 8002f9a: 617b str r3, [r7, #20] + 8003030: 69bb ldr r3, [r7, #24] + 8003032: 2bff cmp r3, #255 @ 0xff + 8003034: d801 bhi.n 800303a + 8003036: 687b ldr r3, [r7, #4] + 8003038: e001 b.n 800303e + 800303a: 687b ldr r3, [r7, #4] + 800303c: 3304 adds r3, #4 + 800303e: 617b str r3, [r7, #20] registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u); - 8002f9c: 69bb ldr r3, [r7, #24] - 8002f9e: 2bff cmp r3, #255 @ 0xff - 8002fa0: d802 bhi.n 8002fa8 - 8002fa2: 6a7b ldr r3, [r7, #36] @ 0x24 - 8002fa4: 009b lsls r3, r3, #2 - 8002fa6: e002 b.n 8002fae - 8002fa8: 6a7b ldr r3, [r7, #36] @ 0x24 - 8002faa: 3b08 subs r3, #8 - 8002fac: 009b lsls r3, r3, #2 - 8002fae: 613b str r3, [r7, #16] + 8003040: 69bb ldr r3, [r7, #24] + 8003042: 2bff cmp r3, #255 @ 0xff + 8003044: d802 bhi.n 800304c + 8003046: 6a7b ldr r3, [r7, #36] @ 0x24 + 8003048: 009b lsls r3, r3, #2 + 800304a: e002 b.n 8003052 + 800304c: 6a7b ldr r3, [r7, #36] @ 0x24 + 800304e: 3b08 subs r3, #8 + 8003050: 009b lsls r3, r3, #2 + 8003052: 613b str r3, [r7, #16] /* Apply the new configuration of the pin to the register */ MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset)); - 8002fb0: 697b ldr r3, [r7, #20] - 8002fb2: 681a ldr r2, [r3, #0] - 8002fb4: 210f movs r1, #15 - 8002fb6: 693b ldr r3, [r7, #16] - 8002fb8: fa01 f303 lsl.w r3, r1, r3 - 8002fbc: 43db mvns r3, r3 - 8002fbe: 401a ands r2, r3 - 8002fc0: 6a39 ldr r1, [r7, #32] - 8002fc2: 693b ldr r3, [r7, #16] - 8002fc4: fa01 f303 lsl.w r3, r1, r3 - 8002fc8: 431a orrs r2, r3 - 8002fca: 697b ldr r3, [r7, #20] - 8002fcc: 601a str r2, [r3, #0] + 8003054: 697b ldr r3, [r7, #20] + 8003056: 681a ldr r2, [r3, #0] + 8003058: 210f movs r1, #15 + 800305a: 693b ldr r3, [r7, #16] + 800305c: fa01 f303 lsl.w r3, r1, r3 + 8003060: 43db mvns r3, r3 + 8003062: 401a ands r2, r3 + 8003064: 6a39 ldr r1, [r7, #32] + 8003066: 693b ldr r3, [r7, #16] + 8003068: fa01 f303 lsl.w r3, r1, r3 + 800306c: 431a orrs r2, r3 + 800306e: 697b ldr r3, [r7, #20] + 8003070: 601a str r2, [r3, #0] /*--------------------- EXTI Mode Configuration ------------------------*/ /* Configure the External Interrupt or event for the current IO */ if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) - 8002fce: 683b ldr r3, [r7, #0] - 8002fd0: 685b ldr r3, [r3, #4] - 8002fd2: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 - 8002fd6: 2b00 cmp r3, #0 - 8002fd8: f000 80b1 beq.w 800313e + 8003072: 683b ldr r3, [r7, #0] + 8003074: 685b ldr r3, [r3, #4] + 8003076: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 + 800307a: 2b00 cmp r3, #0 + 800307c: f000 80b1 beq.w 80031e2 { /* Enable AFIO Clock */ __HAL_RCC_AFIO_CLK_ENABLE(); - 8002fdc: 4b4d ldr r3, [pc, #308] @ (8003114 ) - 8002fde: 699b ldr r3, [r3, #24] - 8002fe0: 4a4c ldr r2, [pc, #304] @ (8003114 ) - 8002fe2: f043 0301 orr.w r3, r3, #1 - 8002fe6: 6193 str r3, [r2, #24] - 8002fe8: 4b4a ldr r3, [pc, #296] @ (8003114 ) - 8002fea: 699b ldr r3, [r3, #24] - 8002fec: f003 0301 and.w r3, r3, #1 - 8002ff0: 60bb str r3, [r7, #8] - 8002ff2: 68bb ldr r3, [r7, #8] + 8003080: 4b4d ldr r3, [pc, #308] @ (80031b8 ) + 8003082: 699b ldr r3, [r3, #24] + 8003084: 4a4c ldr r2, [pc, #304] @ (80031b8 ) + 8003086: f043 0301 orr.w r3, r3, #1 + 800308a: 6193 str r3, [r2, #24] + 800308c: 4b4a ldr r3, [pc, #296] @ (80031b8 ) + 800308e: 699b ldr r3, [r3, #24] + 8003090: f003 0301 and.w r3, r3, #1 + 8003094: 60bb str r3, [r7, #8] + 8003096: 68bb ldr r3, [r7, #8] temp = AFIO->EXTICR[position >> 2u]; - 8002ff4: 4a48 ldr r2, [pc, #288] @ (8003118 ) - 8002ff6: 6a7b ldr r3, [r7, #36] @ 0x24 - 8002ff8: 089b lsrs r3, r3, #2 - 8002ffa: 3302 adds r3, #2 - 8002ffc: f852 3023 ldr.w r3, [r2, r3, lsl #2] - 8003000: 60fb str r3, [r7, #12] + 8003098: 4a48 ldr r2, [pc, #288] @ (80031bc ) + 800309a: 6a7b ldr r3, [r7, #36] @ 0x24 + 800309c: 089b lsrs r3, r3, #2 + 800309e: 3302 adds r3, #2 + 80030a0: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 80030a4: 60fb str r3, [r7, #12] CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u))); - 8003002: 6a7b ldr r3, [r7, #36] @ 0x24 - 8003004: f003 0303 and.w r3, r3, #3 - 8003008: 009b lsls r3, r3, #2 - 800300a: 220f movs r2, #15 - 800300c: fa02 f303 lsl.w r3, r2, r3 - 8003010: 43db mvns r3, r3 - 8003012: 68fa ldr r2, [r7, #12] - 8003014: 4013 ands r3, r2 - 8003016: 60fb str r3, [r7, #12] + 80030a6: 6a7b ldr r3, [r7, #36] @ 0x24 + 80030a8: f003 0303 and.w r3, r3, #3 + 80030ac: 009b lsls r3, r3, #2 + 80030ae: 220f movs r2, #15 + 80030b0: fa02 f303 lsl.w r3, r2, r3 + 80030b4: 43db mvns r3, r3 + 80030b6: 68fa ldr r2, [r7, #12] + 80030b8: 4013 ands r3, r2 + 80030ba: 60fb str r3, [r7, #12] SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u))); - 8003018: 687b ldr r3, [r7, #4] - 800301a: 4a40 ldr r2, [pc, #256] @ (800311c ) - 800301c: 4293 cmp r3, r2 - 800301e: d013 beq.n 8003048 - 8003020: 687b ldr r3, [r7, #4] - 8003022: 4a3f ldr r2, [pc, #252] @ (8003120 ) - 8003024: 4293 cmp r3, r2 - 8003026: d00d beq.n 8003044 - 8003028: 687b ldr r3, [r7, #4] - 800302a: 4a3e ldr r2, [pc, #248] @ (8003124 ) - 800302c: 4293 cmp r3, r2 - 800302e: d007 beq.n 8003040 - 8003030: 687b ldr r3, [r7, #4] - 8003032: 4a3d ldr r2, [pc, #244] @ (8003128 ) - 8003034: 4293 cmp r3, r2 - 8003036: d101 bne.n 800303c - 8003038: 2303 movs r3, #3 - 800303a: e006 b.n 800304a - 800303c: 2304 movs r3, #4 - 800303e: e004 b.n 800304a - 8003040: 2302 movs r3, #2 - 8003042: e002 b.n 800304a - 8003044: 2301 movs r3, #1 - 8003046: e000 b.n 800304a - 8003048: 2300 movs r3, #0 - 800304a: 6a7a ldr r2, [r7, #36] @ 0x24 - 800304c: f002 0203 and.w r2, r2, #3 - 8003050: 0092 lsls r2, r2, #2 - 8003052: 4093 lsls r3, r2 - 8003054: 68fa ldr r2, [r7, #12] - 8003056: 4313 orrs r3, r2 - 8003058: 60fb str r3, [r7, #12] + 80030bc: 687b ldr r3, [r7, #4] + 80030be: 4a40 ldr r2, [pc, #256] @ (80031c0 ) + 80030c0: 4293 cmp r3, r2 + 80030c2: d013 beq.n 80030ec + 80030c4: 687b ldr r3, [r7, #4] + 80030c6: 4a3f ldr r2, [pc, #252] @ (80031c4 ) + 80030c8: 4293 cmp r3, r2 + 80030ca: d00d beq.n 80030e8 + 80030cc: 687b ldr r3, [r7, #4] + 80030ce: 4a3e ldr r2, [pc, #248] @ (80031c8 ) + 80030d0: 4293 cmp r3, r2 + 80030d2: d007 beq.n 80030e4 + 80030d4: 687b ldr r3, [r7, #4] + 80030d6: 4a3d ldr r2, [pc, #244] @ (80031cc ) + 80030d8: 4293 cmp r3, r2 + 80030da: d101 bne.n 80030e0 + 80030dc: 2303 movs r3, #3 + 80030de: e006 b.n 80030ee + 80030e0: 2304 movs r3, #4 + 80030e2: e004 b.n 80030ee + 80030e4: 2302 movs r3, #2 + 80030e6: e002 b.n 80030ee + 80030e8: 2301 movs r3, #1 + 80030ea: e000 b.n 80030ee + 80030ec: 2300 movs r3, #0 + 80030ee: 6a7a ldr r2, [r7, #36] @ 0x24 + 80030f0: f002 0203 and.w r2, r2, #3 + 80030f4: 0092 lsls r2, r2, #2 + 80030f6: 4093 lsls r3, r2 + 80030f8: 68fa ldr r2, [r7, #12] + 80030fa: 4313 orrs r3, r2 + 80030fc: 60fb str r3, [r7, #12] AFIO->EXTICR[position >> 2u] = temp; - 800305a: 492f ldr r1, [pc, #188] @ (8003118 ) - 800305c: 6a7b ldr r3, [r7, #36] @ 0x24 - 800305e: 089b lsrs r3, r3, #2 - 8003060: 3302 adds r3, #2 - 8003062: 68fa ldr r2, [r7, #12] - 8003064: f841 2023 str.w r2, [r1, r3, lsl #2] + 80030fe: 492f ldr r1, [pc, #188] @ (80031bc ) + 8003100: 6a7b ldr r3, [r7, #36] @ 0x24 + 8003102: 089b lsrs r3, r3, #2 + 8003104: 3302 adds r3, #2 + 8003106: 68fa ldr r2, [r7, #12] + 8003108: f841 2023 str.w r2, [r1, r3, lsl #2] /* Enable or disable the rising trigger */ if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) - 8003068: 683b ldr r3, [r7, #0] - 800306a: 685b ldr r3, [r3, #4] - 800306c: f403 1380 and.w r3, r3, #1048576 @ 0x100000 - 8003070: 2b00 cmp r3, #0 - 8003072: d006 beq.n 8003082 + 800310c: 683b ldr r3, [r7, #0] + 800310e: 685b ldr r3, [r3, #4] + 8003110: f403 1380 and.w r3, r3, #1048576 @ 0x100000 + 8003114: 2b00 cmp r3, #0 + 8003116: d006 beq.n 8003126 { SET_BIT(EXTI->RTSR, iocurrent); - 8003074: 4b2d ldr r3, [pc, #180] @ (800312c ) - 8003076: 689a ldr r2, [r3, #8] - 8003078: 492c ldr r1, [pc, #176] @ (800312c ) - 800307a: 69bb ldr r3, [r7, #24] - 800307c: 4313 orrs r3, r2 - 800307e: 608b str r3, [r1, #8] - 8003080: e006 b.n 8003090 + 8003118: 4b2d ldr r3, [pc, #180] @ (80031d0 ) + 800311a: 689a ldr r2, [r3, #8] + 800311c: 492c ldr r1, [pc, #176] @ (80031d0 ) + 800311e: 69bb ldr r3, [r7, #24] + 8003120: 4313 orrs r3, r2 + 8003122: 608b str r3, [r1, #8] + 8003124: e006 b.n 8003134 } else { CLEAR_BIT(EXTI->RTSR, iocurrent); - 8003082: 4b2a ldr r3, [pc, #168] @ (800312c ) - 8003084: 689a ldr r2, [r3, #8] - 8003086: 69bb ldr r3, [r7, #24] - 8003088: 43db mvns r3, r3 - 800308a: 4928 ldr r1, [pc, #160] @ (800312c ) - 800308c: 4013 ands r3, r2 - 800308e: 608b str r3, [r1, #8] + 8003126: 4b2a ldr r3, [pc, #168] @ (80031d0 ) + 8003128: 689a ldr r2, [r3, #8] + 800312a: 69bb ldr r3, [r7, #24] + 800312c: 43db mvns r3, r3 + 800312e: 4928 ldr r1, [pc, #160] @ (80031d0 ) + 8003130: 4013 ands r3, r2 + 8003132: 608b str r3, [r1, #8] } /* Enable or disable the falling trigger */ if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) - 8003090: 683b ldr r3, [r7, #0] - 8003092: 685b ldr r3, [r3, #4] - 8003094: f403 1300 and.w r3, r3, #2097152 @ 0x200000 - 8003098: 2b00 cmp r3, #0 - 800309a: d006 beq.n 80030aa + 8003134: 683b ldr r3, [r7, #0] + 8003136: 685b ldr r3, [r3, #4] + 8003138: f403 1300 and.w r3, r3, #2097152 @ 0x200000 + 800313c: 2b00 cmp r3, #0 + 800313e: d006 beq.n 800314e { SET_BIT(EXTI->FTSR, iocurrent); - 800309c: 4b23 ldr r3, [pc, #140] @ (800312c ) - 800309e: 68da ldr r2, [r3, #12] - 80030a0: 4922 ldr r1, [pc, #136] @ (800312c ) - 80030a2: 69bb ldr r3, [r7, #24] - 80030a4: 4313 orrs r3, r2 - 80030a6: 60cb str r3, [r1, #12] - 80030a8: e006 b.n 80030b8 + 8003140: 4b23 ldr r3, [pc, #140] @ (80031d0 ) + 8003142: 68da ldr r2, [r3, #12] + 8003144: 4922 ldr r1, [pc, #136] @ (80031d0 ) + 8003146: 69bb ldr r3, [r7, #24] + 8003148: 4313 orrs r3, r2 + 800314a: 60cb str r3, [r1, #12] + 800314c: e006 b.n 800315c } else { CLEAR_BIT(EXTI->FTSR, iocurrent); - 80030aa: 4b20 ldr r3, [pc, #128] @ (800312c ) - 80030ac: 68da ldr r2, [r3, #12] - 80030ae: 69bb ldr r3, [r7, #24] - 80030b0: 43db mvns r3, r3 - 80030b2: 491e ldr r1, [pc, #120] @ (800312c ) - 80030b4: 4013 ands r3, r2 - 80030b6: 60cb str r3, [r1, #12] + 800314e: 4b20 ldr r3, [pc, #128] @ (80031d0 ) + 8003150: 68da ldr r2, [r3, #12] + 8003152: 69bb ldr r3, [r7, #24] + 8003154: 43db mvns r3, r3 + 8003156: 491e ldr r1, [pc, #120] @ (80031d0 ) + 8003158: 4013 ands r3, r2 + 800315a: 60cb str r3, [r1, #12] } /* Configure the event mask */ if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) - 80030b8: 683b ldr r3, [r7, #0] - 80030ba: 685b ldr r3, [r3, #4] - 80030bc: f403 3300 and.w r3, r3, #131072 @ 0x20000 - 80030c0: 2b00 cmp r3, #0 - 80030c2: d006 beq.n 80030d2 + 800315c: 683b ldr r3, [r7, #0] + 800315e: 685b ldr r3, [r3, #4] + 8003160: f403 3300 and.w r3, r3, #131072 @ 0x20000 + 8003164: 2b00 cmp r3, #0 + 8003166: d006 beq.n 8003176 { SET_BIT(EXTI->EMR, iocurrent); - 80030c4: 4b19 ldr r3, [pc, #100] @ (800312c ) - 80030c6: 685a ldr r2, [r3, #4] - 80030c8: 4918 ldr r1, [pc, #96] @ (800312c ) - 80030ca: 69bb ldr r3, [r7, #24] - 80030cc: 4313 orrs r3, r2 - 80030ce: 604b str r3, [r1, #4] - 80030d0: e006 b.n 80030e0 + 8003168: 4b19 ldr r3, [pc, #100] @ (80031d0 ) + 800316a: 685a ldr r2, [r3, #4] + 800316c: 4918 ldr r1, [pc, #96] @ (80031d0 ) + 800316e: 69bb ldr r3, [r7, #24] + 8003170: 4313 orrs r3, r2 + 8003172: 604b str r3, [r1, #4] + 8003174: e006 b.n 8003184 } else { CLEAR_BIT(EXTI->EMR, iocurrent); - 80030d2: 4b16 ldr r3, [pc, #88] @ (800312c ) - 80030d4: 685a ldr r2, [r3, #4] - 80030d6: 69bb ldr r3, [r7, #24] - 80030d8: 43db mvns r3, r3 - 80030da: 4914 ldr r1, [pc, #80] @ (800312c ) - 80030dc: 4013 ands r3, r2 - 80030de: 604b str r3, [r1, #4] + 8003176: 4b16 ldr r3, [pc, #88] @ (80031d0 ) + 8003178: 685a ldr r2, [r3, #4] + 800317a: 69bb ldr r3, [r7, #24] + 800317c: 43db mvns r3, r3 + 800317e: 4914 ldr r1, [pc, #80] @ (80031d0 ) + 8003180: 4013 ands r3, r2 + 8003182: 604b str r3, [r1, #4] } /* Configure the interrupt mask */ if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) - 80030e0: 683b ldr r3, [r7, #0] - 80030e2: 685b ldr r3, [r3, #4] - 80030e4: f403 3380 and.w r3, r3, #65536 @ 0x10000 - 80030e8: 2b00 cmp r3, #0 - 80030ea: d021 beq.n 8003130 + 8003184: 683b ldr r3, [r7, #0] + 8003186: 685b ldr r3, [r3, #4] + 8003188: f403 3380 and.w r3, r3, #65536 @ 0x10000 + 800318c: 2b00 cmp r3, #0 + 800318e: d021 beq.n 80031d4 { SET_BIT(EXTI->IMR, iocurrent); - 80030ec: 4b0f ldr r3, [pc, #60] @ (800312c ) - 80030ee: 681a ldr r2, [r3, #0] - 80030f0: 490e ldr r1, [pc, #56] @ (800312c ) - 80030f2: 69bb ldr r3, [r7, #24] - 80030f4: 4313 orrs r3, r2 - 80030f6: 600b str r3, [r1, #0] - 80030f8: e021 b.n 800313e - 80030fa: bf00 nop - 80030fc: 10320000 .word 0x10320000 - 8003100: 10310000 .word 0x10310000 - 8003104: 10220000 .word 0x10220000 - 8003108: 10210000 .word 0x10210000 - 800310c: 10120000 .word 0x10120000 - 8003110: 10110000 .word 0x10110000 - 8003114: 40021000 .word 0x40021000 - 8003118: 40010000 .word 0x40010000 - 800311c: 40010800 .word 0x40010800 - 8003120: 40010c00 .word 0x40010c00 - 8003124: 40011000 .word 0x40011000 - 8003128: 40011400 .word 0x40011400 - 800312c: 40010400 .word 0x40010400 + 8003190: 4b0f ldr r3, [pc, #60] @ (80031d0 ) + 8003192: 681a ldr r2, [r3, #0] + 8003194: 490e ldr r1, [pc, #56] @ (80031d0 ) + 8003196: 69bb ldr r3, [r7, #24] + 8003198: 4313 orrs r3, r2 + 800319a: 600b str r3, [r1, #0] + 800319c: e021 b.n 80031e2 + 800319e: bf00 nop + 80031a0: 10320000 .word 0x10320000 + 80031a4: 10310000 .word 0x10310000 + 80031a8: 10220000 .word 0x10220000 + 80031ac: 10210000 .word 0x10210000 + 80031b0: 10120000 .word 0x10120000 + 80031b4: 10110000 .word 0x10110000 + 80031b8: 40021000 .word 0x40021000 + 80031bc: 40010000 .word 0x40010000 + 80031c0: 40010800 .word 0x40010800 + 80031c4: 40010c00 .word 0x40010c00 + 80031c8: 40011000 .word 0x40011000 + 80031cc: 40011400 .word 0x40011400 + 80031d0: 40010400 .word 0x40010400 } else { CLEAR_BIT(EXTI->IMR, iocurrent); - 8003130: 4b0b ldr r3, [pc, #44] @ (8003160 ) - 8003132: 681a ldr r2, [r3, #0] - 8003134: 69bb ldr r3, [r7, #24] - 8003136: 43db mvns r3, r3 - 8003138: 4909 ldr r1, [pc, #36] @ (8003160 ) - 800313a: 4013 ands r3, r2 - 800313c: 600b str r3, [r1, #0] + 80031d4: 4b0b ldr r3, [pc, #44] @ (8003204 ) + 80031d6: 681a ldr r2, [r3, #0] + 80031d8: 69bb ldr r3, [r7, #24] + 80031da: 43db mvns r3, r3 + 80031dc: 4909 ldr r1, [pc, #36] @ (8003204 ) + 80031de: 4013 ands r3, r2 + 80031e0: 600b str r3, [r1, #0] } } } position++; - 800313e: 6a7b ldr r3, [r7, #36] @ 0x24 - 8003140: 3301 adds r3, #1 - 8003142: 627b str r3, [r7, #36] @ 0x24 + 80031e2: 6a7b ldr r3, [r7, #36] @ 0x24 + 80031e4: 3301 adds r3, #1 + 80031e6: 627b str r3, [r7, #36] @ 0x24 while (((GPIO_Init->Pin) >> position) != 0x00u) - 8003144: 683b ldr r3, [r7, #0] - 8003146: 681a ldr r2, [r3, #0] - 8003148: 6a7b ldr r3, [r7, #36] @ 0x24 - 800314a: fa22 f303 lsr.w r3, r2, r3 - 800314e: 2b00 cmp r3, #0 - 8003150: f47f ae8e bne.w 8002e70 + 80031e8: 683b ldr r3, [r7, #0] + 80031ea: 681a ldr r2, [r3, #0] + 80031ec: 6a7b ldr r3, [r7, #36] @ 0x24 + 80031ee: fa22 f303 lsr.w r3, r2, r3 + 80031f2: 2b00 cmp r3, #0 + 80031f4: f47f ae8e bne.w 8002f14 } } - 8003154: bf00 nop - 8003156: bf00 nop - 8003158: 372c adds r7, #44 @ 0x2c - 800315a: 46bd mov sp, r7 - 800315c: bc80 pop {r7} - 800315e: 4770 bx lr - 8003160: 40010400 .word 0x40010400 + 80031f8: bf00 nop + 80031fa: bf00 nop + 80031fc: 372c adds r7, #44 @ 0x2c + 80031fe: 46bd mov sp, r7 + 8003200: bc80 pop {r7} + 8003202: 4770 bx lr + 8003204: 40010400 .word 0x40010400 -08003164 : +08003208 : * @param GPIO_Pin: specifies the port bit to read. * This parameter can be GPIO_PIN_x where x can be (0..15). * @retval The input port pin value. */ GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) { - 8003164: b480 push {r7} - 8003166: b085 sub sp, #20 - 8003168: af00 add r7, sp, #0 - 800316a: 6078 str r0, [r7, #4] - 800316c: 460b mov r3, r1 - 800316e: 807b strh r3, [r7, #2] + 8003208: b480 push {r7} + 800320a: b085 sub sp, #20 + 800320c: af00 add r7, sp, #0 + 800320e: 6078 str r0, [r7, #4] + 8003210: 460b mov r3, r1 + 8003212: 807b strh r3, [r7, #2] GPIO_PinState bitstatus; /* Check the parameters */ assert_param(IS_GPIO_PIN(GPIO_Pin)); if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET) - 8003170: 687b ldr r3, [r7, #4] - 8003172: 689a ldr r2, [r3, #8] - 8003174: 887b ldrh r3, [r7, #2] - 8003176: 4013 ands r3, r2 - 8003178: 2b00 cmp r3, #0 - 800317a: d002 beq.n 8003182 + 8003214: 687b ldr r3, [r7, #4] + 8003216: 689a ldr r2, [r3, #8] + 8003218: 887b ldrh r3, [r7, #2] + 800321a: 4013 ands r3, r2 + 800321c: 2b00 cmp r3, #0 + 800321e: d002 beq.n 8003226 { bitstatus = GPIO_PIN_SET; - 800317c: 2301 movs r3, #1 - 800317e: 73fb strb r3, [r7, #15] - 8003180: e001 b.n 8003186 + 8003220: 2301 movs r3, #1 + 8003222: 73fb strb r3, [r7, #15] + 8003224: e001 b.n 800322a } else { bitstatus = GPIO_PIN_RESET; - 8003182: 2300 movs r3, #0 - 8003184: 73fb strb r3, [r7, #15] + 8003226: 2300 movs r3, #0 + 8003228: 73fb strb r3, [r7, #15] } return bitstatus; - 8003186: 7bfb ldrb r3, [r7, #15] + 800322a: 7bfb ldrb r3, [r7, #15] } - 8003188: 4618 mov r0, r3 - 800318a: 3714 adds r7, #20 - 800318c: 46bd mov sp, r7 - 800318e: bc80 pop {r7} - 8003190: 4770 bx lr + 800322c: 4618 mov r0, r3 + 800322e: 3714 adds r7, #20 + 8003230: 46bd mov sp, r7 + 8003232: bc80 pop {r7} + 8003234: 4770 bx lr -08003192 : +08003236 : * @arg GPIO_PIN_RESET: to clear the port pin * @arg GPIO_PIN_SET: to set the port pin * @retval None */ void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState) { - 8003192: b480 push {r7} - 8003194: b083 sub sp, #12 - 8003196: af00 add r7, sp, #0 - 8003198: 6078 str r0, [r7, #4] - 800319a: 460b mov r3, r1 - 800319c: 807b strh r3, [r7, #2] - 800319e: 4613 mov r3, r2 - 80031a0: 707b strb r3, [r7, #1] + 8003236: b480 push {r7} + 8003238: b083 sub sp, #12 + 800323a: af00 add r7, sp, #0 + 800323c: 6078 str r0, [r7, #4] + 800323e: 460b mov r3, r1 + 8003240: 807b strh r3, [r7, #2] + 8003242: 4613 mov r3, r2 + 8003244: 707b strb r3, [r7, #1] /* Check the parameters */ assert_param(IS_GPIO_PIN(GPIO_Pin)); assert_param(IS_GPIO_PIN_ACTION(PinState)); if (PinState != GPIO_PIN_RESET) - 80031a2: 787b ldrb r3, [r7, #1] - 80031a4: 2b00 cmp r3, #0 - 80031a6: d003 beq.n 80031b0 + 8003246: 787b ldrb r3, [r7, #1] + 8003248: 2b00 cmp r3, #0 + 800324a: d003 beq.n 8003254 { GPIOx->BSRR = GPIO_Pin; - 80031a8: 887a ldrh r2, [r7, #2] - 80031aa: 687b ldr r3, [r7, #4] - 80031ac: 611a str r2, [r3, #16] + 800324c: 887a ldrh r2, [r7, #2] + 800324e: 687b ldr r3, [r7, #4] + 8003250: 611a str r2, [r3, #16] } else { GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u; } } - 80031ae: e003 b.n 80031b8 + 8003252: e003 b.n 800325c GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u; - 80031b0: 887b ldrh r3, [r7, #2] - 80031b2: 041a lsls r2, r3, #16 - 80031b4: 687b ldr r3, [r7, #4] - 80031b6: 611a str r2, [r3, #16] + 8003254: 887b ldrh r3, [r7, #2] + 8003256: 041a lsls r2, r3, #16 + 8003258: 687b ldr r3, [r7, #4] + 800325a: 611a str r2, [r3, #16] } - 80031b8: bf00 nop - 80031ba: 370c adds r7, #12 - 80031bc: 46bd mov sp, r7 - 80031be: bc80 pop {r7} - 80031c0: 4770 bx lr + 800325c: bf00 nop + 800325e: 370c adds r7, #12 + 8003260: 46bd mov sp, r7 + 8003262: bc80 pop {r7} + 8003264: 4770 bx lr -080031c2 : +08003266 : * @param GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral * @param GPIO_Pin: Specifies the pins to be toggled. * @retval None */ void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) { - 80031c2: b480 push {r7} - 80031c4: b085 sub sp, #20 - 80031c6: af00 add r7, sp, #0 - 80031c8: 6078 str r0, [r7, #4] - 80031ca: 460b mov r3, r1 - 80031cc: 807b strh r3, [r7, #2] + 8003266: b480 push {r7} + 8003268: b085 sub sp, #20 + 800326a: af00 add r7, sp, #0 + 800326c: 6078 str r0, [r7, #4] + 800326e: 460b mov r3, r1 + 8003270: 807b strh r3, [r7, #2] /* Check the parameters */ assert_param(IS_GPIO_PIN(GPIO_Pin)); /* get current Output Data Register value */ odr = GPIOx->ODR; - 80031ce: 687b ldr r3, [r7, #4] - 80031d0: 68db ldr r3, [r3, #12] - 80031d2: 60fb str r3, [r7, #12] + 8003272: 687b ldr r3, [r7, #4] + 8003274: 68db ldr r3, [r3, #12] + 8003276: 60fb str r3, [r7, #12] /* Set selected pins that were at low level, and reset ones that were high */ GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin); - 80031d4: 887a ldrh r2, [r7, #2] - 80031d6: 68fb ldr r3, [r7, #12] - 80031d8: 4013 ands r3, r2 - 80031da: 041a lsls r2, r3, #16 - 80031dc: 68fb ldr r3, [r7, #12] - 80031de: 43d9 mvns r1, r3 - 80031e0: 887b ldrh r3, [r7, #2] - 80031e2: 400b ands r3, r1 - 80031e4: 431a orrs r2, r3 - 80031e6: 687b ldr r3, [r7, #4] - 80031e8: 611a str r2, [r3, #16] + 8003278: 887a ldrh r2, [r7, #2] + 800327a: 68fb ldr r3, [r7, #12] + 800327c: 4013 ands r3, r2 + 800327e: 041a lsls r2, r3, #16 + 8003280: 68fb ldr r3, [r7, #12] + 8003282: 43d9 mvns r1, r3 + 8003284: 887b ldrh r3, [r7, #2] + 8003286: 400b ands r3, r1 + 8003288: 431a orrs r2, r3 + 800328a: 687b ldr r3, [r7, #4] + 800328c: 611a str r2, [r3, #16] } - 80031ea: bf00 nop - 80031ec: 3714 adds r7, #20 - 80031ee: 46bd mov sp, r7 - 80031f0: bc80 pop {r7} - 80031f2: 4770 bx lr + 800328e: bf00 nop + 8003290: 3714 adds r7, #20 + 8003292: 46bd mov sp, r7 + 8003294: bc80 pop {r7} + 8003296: 4770 bx lr -080031f4 : +08003298 : * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains * the configuration information for the specified I2C. * @retval HAL status */ HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) { - 80031f4: b580 push {r7, lr} - 80031f6: b084 sub sp, #16 - 80031f8: af00 add r7, sp, #0 - 80031fa: 6078 str r0, [r7, #4] + 8003298: b580 push {r7, lr} + 800329a: b084 sub sp, #16 + 800329c: af00 add r7, sp, #0 + 800329e: 6078 str r0, [r7, #4] uint32_t freqrange; uint32_t pclk1; /* Check the I2C handle allocation */ if (hi2c == NULL) - 80031fc: 687b ldr r3, [r7, #4] - 80031fe: 2b00 cmp r3, #0 - 8003200: d101 bne.n 8003206 + 80032a0: 687b ldr r3, [r7, #4] + 80032a2: 2b00 cmp r3, #0 + 80032a4: d101 bne.n 80032aa { return HAL_ERROR; - 8003202: 2301 movs r3, #1 - 8003204: e12b b.n 800345e + 80032a6: 2301 movs r3, #1 + 80032a8: e12b b.n 8003502 assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode)); assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2)); assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode)); assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode)); if (hi2c->State == HAL_I2C_STATE_RESET) - 8003206: 687b ldr r3, [r7, #4] - 8003208: f893 303d ldrb.w r3, [r3, #61] @ 0x3d - 800320c: b2db uxtb r3, r3 - 800320e: 2b00 cmp r3, #0 - 8003210: d106 bne.n 8003220 + 80032aa: 687b ldr r3, [r7, #4] + 80032ac: f893 303d ldrb.w r3, [r3, #61] @ 0x3d + 80032b0: b2db uxtb r3, r3 + 80032b2: 2b00 cmp r3, #0 + 80032b4: d106 bne.n 80032c4 { /* Allocate lock resource and initialize it */ hi2c->Lock = HAL_UNLOCKED; - 8003212: 687b ldr r3, [r7, #4] - 8003214: 2200 movs r2, #0 - 8003216: f883 203c strb.w r2, [r3, #60] @ 0x3c + 80032b6: 687b ldr r3, [r7, #4] + 80032b8: 2200 movs r2, #0 + 80032ba: f883 203c strb.w r2, [r3, #60] @ 0x3c /* Init the low level hardware : GPIO, CLOCK, NVIC */ hi2c->MspInitCallback(hi2c); #else /* Init the low level hardware : GPIO, CLOCK, NVIC */ HAL_I2C_MspInit(hi2c); - 800321a: 6878 ldr r0, [r7, #4] - 800321c: f7fe fc60 bl 8001ae0 + 80032be: 6878 ldr r0, [r7, #4] + 80032c0: f7fe fc64 bl 8001b8c #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ } hi2c->State = HAL_I2C_STATE_BUSY; - 8003220: 687b ldr r3, [r7, #4] - 8003222: 2224 movs r2, #36 @ 0x24 - 8003224: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80032c4: 687b ldr r3, [r7, #4] + 80032c6: 2224 movs r2, #36 @ 0x24 + 80032c8: f883 203d strb.w r2, [r3, #61] @ 0x3d /* Disable the selected I2C peripheral */ __HAL_I2C_DISABLE(hi2c); - 8003228: 687b ldr r3, [r7, #4] - 800322a: 681b ldr r3, [r3, #0] - 800322c: 681a ldr r2, [r3, #0] - 800322e: 687b ldr r3, [r7, #4] - 8003230: 681b ldr r3, [r3, #0] - 8003232: f022 0201 bic.w r2, r2, #1 - 8003236: 601a str r2, [r3, #0] + 80032cc: 687b ldr r3, [r7, #4] + 80032ce: 681b ldr r3, [r3, #0] + 80032d0: 681a ldr r2, [r3, #0] + 80032d2: 687b ldr r3, [r7, #4] + 80032d4: 681b ldr r3, [r3, #0] + 80032d6: f022 0201 bic.w r2, r2, #1 + 80032da: 601a str r2, [r3, #0] /*Reset I2C*/ hi2c->Instance->CR1 |= I2C_CR1_SWRST; - 8003238: 687b ldr r3, [r7, #4] - 800323a: 681b ldr r3, [r3, #0] - 800323c: 681a ldr r2, [r3, #0] - 800323e: 687b ldr r3, [r7, #4] - 8003240: 681b ldr r3, [r3, #0] - 8003242: f442 4200 orr.w r2, r2, #32768 @ 0x8000 - 8003246: 601a str r2, [r3, #0] + 80032dc: 687b ldr r3, [r7, #4] + 80032de: 681b ldr r3, [r3, #0] + 80032e0: 681a ldr r2, [r3, #0] + 80032e2: 687b ldr r3, [r7, #4] + 80032e4: 681b ldr r3, [r3, #0] + 80032e6: f442 4200 orr.w r2, r2, #32768 @ 0x8000 + 80032ea: 601a str r2, [r3, #0] hi2c->Instance->CR1 &= ~I2C_CR1_SWRST; - 8003248: 687b ldr r3, [r7, #4] - 800324a: 681b ldr r3, [r3, #0] - 800324c: 681a ldr r2, [r3, #0] - 800324e: 687b ldr r3, [r7, #4] - 8003250: 681b ldr r3, [r3, #0] - 8003252: f422 4200 bic.w r2, r2, #32768 @ 0x8000 - 8003256: 601a str r2, [r3, #0] + 80032ec: 687b ldr r3, [r7, #4] + 80032ee: 681b ldr r3, [r3, #0] + 80032f0: 681a ldr r2, [r3, #0] + 80032f2: 687b ldr r3, [r7, #4] + 80032f4: 681b ldr r3, [r3, #0] + 80032f6: f422 4200 bic.w r2, r2, #32768 @ 0x8000 + 80032fa: 601a str r2, [r3, #0] /* Get PCLK1 frequency */ pclk1 = HAL_RCC_GetPCLK1Freq(); - 8003258: f001 fbcc bl 80049f4 - 800325c: 60f8 str r0, [r7, #12] + 80032fc: f001 fbcc bl 8004a98 + 8003300: 60f8 str r0, [r7, #12] /* Check the minimum allowed PCLK1 frequency */ if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U) - 800325e: 687b ldr r3, [r7, #4] - 8003260: 685b ldr r3, [r3, #4] - 8003262: 4a81 ldr r2, [pc, #516] @ (8003468 ) - 8003264: 4293 cmp r3, r2 - 8003266: d807 bhi.n 8003278 - 8003268: 68fb ldr r3, [r7, #12] - 800326a: 4a80 ldr r2, [pc, #512] @ (800346c ) - 800326c: 4293 cmp r3, r2 - 800326e: bf94 ite ls - 8003270: 2301 movls r3, #1 - 8003272: 2300 movhi r3, #0 - 8003274: b2db uxtb r3, r3 - 8003276: e006 b.n 8003286 - 8003278: 68fb ldr r3, [r7, #12] - 800327a: 4a7d ldr r2, [pc, #500] @ (8003470 ) - 800327c: 4293 cmp r3, r2 - 800327e: bf94 ite ls - 8003280: 2301 movls r3, #1 - 8003282: 2300 movhi r3, #0 - 8003284: b2db uxtb r3, r3 - 8003286: 2b00 cmp r3, #0 - 8003288: d001 beq.n 800328e + 8003302: 687b ldr r3, [r7, #4] + 8003304: 685b ldr r3, [r3, #4] + 8003306: 4a81 ldr r2, [pc, #516] @ (800350c ) + 8003308: 4293 cmp r3, r2 + 800330a: d807 bhi.n 800331c + 800330c: 68fb ldr r3, [r7, #12] + 800330e: 4a80 ldr r2, [pc, #512] @ (8003510 ) + 8003310: 4293 cmp r3, r2 + 8003312: bf94 ite ls + 8003314: 2301 movls r3, #1 + 8003316: 2300 movhi r3, #0 + 8003318: b2db uxtb r3, r3 + 800331a: e006 b.n 800332a + 800331c: 68fb ldr r3, [r7, #12] + 800331e: 4a7d ldr r2, [pc, #500] @ (8003514 ) + 8003320: 4293 cmp r3, r2 + 8003322: bf94 ite ls + 8003324: 2301 movls r3, #1 + 8003326: 2300 movhi r3, #0 + 8003328: b2db uxtb r3, r3 + 800332a: 2b00 cmp r3, #0 + 800332c: d001 beq.n 8003332 { return HAL_ERROR; - 800328a: 2301 movs r3, #1 - 800328c: e0e7 b.n 800345e + 800332e: 2301 movs r3, #1 + 8003330: e0e7 b.n 8003502 } /* Calculate frequency range */ freqrange = I2C_FREQRANGE(pclk1); - 800328e: 68fb ldr r3, [r7, #12] - 8003290: 4a78 ldr r2, [pc, #480] @ (8003474 ) - 8003292: fba2 2303 umull r2, r3, r2, r3 - 8003296: 0c9b lsrs r3, r3, #18 - 8003298: 60bb str r3, [r7, #8] + 8003332: 68fb ldr r3, [r7, #12] + 8003334: 4a78 ldr r2, [pc, #480] @ (8003518 ) + 8003336: fba2 2303 umull r2, r3, r2, r3 + 800333a: 0c9b lsrs r3, r3, #18 + 800333c: 60bb str r3, [r7, #8] /*---------------------------- I2Cx CR2 Configuration ----------------------*/ /* Configure I2Cx: Frequency range */ MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange); - 800329a: 687b ldr r3, [r7, #4] - 800329c: 681b ldr r3, [r3, #0] - 800329e: 685b ldr r3, [r3, #4] - 80032a0: f023 013f bic.w r1, r3, #63 @ 0x3f - 80032a4: 687b ldr r3, [r7, #4] - 80032a6: 681b ldr r3, [r3, #0] - 80032a8: 68ba ldr r2, [r7, #8] - 80032aa: 430a orrs r2, r1 - 80032ac: 605a str r2, [r3, #4] + 800333e: 687b ldr r3, [r7, #4] + 8003340: 681b ldr r3, [r3, #0] + 8003342: 685b ldr r3, [r3, #4] + 8003344: f023 013f bic.w r1, r3, #63 @ 0x3f + 8003348: 687b ldr r3, [r7, #4] + 800334a: 681b ldr r3, [r3, #0] + 800334c: 68ba ldr r2, [r7, #8] + 800334e: 430a orrs r2, r1 + 8003350: 605a str r2, [r3, #4] /*---------------------------- I2Cx TRISE Configuration --------------------*/ /* Configure I2Cx: Rise Time */ MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed)); - 80032ae: 687b ldr r3, [r7, #4] - 80032b0: 681b ldr r3, [r3, #0] - 80032b2: 6a1b ldr r3, [r3, #32] - 80032b4: f023 013f bic.w r1, r3, #63 @ 0x3f - 80032b8: 687b ldr r3, [r7, #4] - 80032ba: 685b ldr r3, [r3, #4] - 80032bc: 4a6a ldr r2, [pc, #424] @ (8003468 ) - 80032be: 4293 cmp r3, r2 - 80032c0: d802 bhi.n 80032c8 - 80032c2: 68bb ldr r3, [r7, #8] - 80032c4: 3301 adds r3, #1 - 80032c6: e009 b.n 80032dc - 80032c8: 68bb ldr r3, [r7, #8] - 80032ca: f44f 7296 mov.w r2, #300 @ 0x12c - 80032ce: fb02 f303 mul.w r3, r2, r3 - 80032d2: 4a69 ldr r2, [pc, #420] @ (8003478 ) - 80032d4: fba2 2303 umull r2, r3, r2, r3 - 80032d8: 099b lsrs r3, r3, #6 - 80032da: 3301 adds r3, #1 - 80032dc: 687a ldr r2, [r7, #4] - 80032de: 6812 ldr r2, [r2, #0] - 80032e0: 430b orrs r3, r1 - 80032e2: 6213 str r3, [r2, #32] + 8003352: 687b ldr r3, [r7, #4] + 8003354: 681b ldr r3, [r3, #0] + 8003356: 6a1b ldr r3, [r3, #32] + 8003358: f023 013f bic.w r1, r3, #63 @ 0x3f + 800335c: 687b ldr r3, [r7, #4] + 800335e: 685b ldr r3, [r3, #4] + 8003360: 4a6a ldr r2, [pc, #424] @ (800350c ) + 8003362: 4293 cmp r3, r2 + 8003364: d802 bhi.n 800336c + 8003366: 68bb ldr r3, [r7, #8] + 8003368: 3301 adds r3, #1 + 800336a: e009 b.n 8003380 + 800336c: 68bb ldr r3, [r7, #8] + 800336e: f44f 7296 mov.w r2, #300 @ 0x12c + 8003372: fb02 f303 mul.w r3, r2, r3 + 8003376: 4a69 ldr r2, [pc, #420] @ (800351c ) + 8003378: fba2 2303 umull r2, r3, r2, r3 + 800337c: 099b lsrs r3, r3, #6 + 800337e: 3301 adds r3, #1 + 8003380: 687a ldr r2, [r7, #4] + 8003382: 6812 ldr r2, [r2, #0] + 8003384: 430b orrs r3, r1 + 8003386: 6213 str r3, [r2, #32] /*---------------------------- I2Cx CCR Configuration ----------------------*/ /* Configure I2Cx: Speed */ MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle)); - 80032e4: 687b ldr r3, [r7, #4] - 80032e6: 681b ldr r3, [r3, #0] - 80032e8: 69db ldr r3, [r3, #28] - 80032ea: f423 424f bic.w r2, r3, #52992 @ 0xcf00 - 80032ee: f022 02ff bic.w r2, r2, #255 @ 0xff - 80032f2: 687b ldr r3, [r7, #4] - 80032f4: 685b ldr r3, [r3, #4] - 80032f6: 495c ldr r1, [pc, #368] @ (8003468 ) - 80032f8: 428b cmp r3, r1 - 80032fa: d819 bhi.n 8003330 - 80032fc: 68fb ldr r3, [r7, #12] - 80032fe: 1e59 subs r1, r3, #1 - 8003300: 687b ldr r3, [r7, #4] - 8003302: 685b ldr r3, [r3, #4] - 8003304: 005b lsls r3, r3, #1 - 8003306: fbb1 f3f3 udiv r3, r1, r3 - 800330a: 1c59 adds r1, r3, #1 - 800330c: f640 73fc movw r3, #4092 @ 0xffc - 8003310: 400b ands r3, r1 - 8003312: 2b00 cmp r3, #0 - 8003314: d00a beq.n 800332c - 8003316: 68fb ldr r3, [r7, #12] - 8003318: 1e59 subs r1, r3, #1 - 800331a: 687b ldr r3, [r7, #4] - 800331c: 685b ldr r3, [r3, #4] - 800331e: 005b lsls r3, r3, #1 - 8003320: fbb1 f3f3 udiv r3, r1, r3 - 8003324: 3301 adds r3, #1 - 8003326: f3c3 030b ubfx r3, r3, #0, #12 - 800332a: e051 b.n 80033d0 - 800332c: 2304 movs r3, #4 - 800332e: e04f b.n 80033d0 - 8003330: 687b ldr r3, [r7, #4] - 8003332: 689b ldr r3, [r3, #8] - 8003334: 2b00 cmp r3, #0 - 8003336: d111 bne.n 800335c - 8003338: 68fb ldr r3, [r7, #12] - 800333a: 1e58 subs r0, r3, #1 - 800333c: 687b ldr r3, [r7, #4] - 800333e: 6859 ldr r1, [r3, #4] - 8003340: 460b mov r3, r1 - 8003342: 005b lsls r3, r3, #1 - 8003344: 440b add r3, r1 - 8003346: fbb0 f3f3 udiv r3, r0, r3 - 800334a: 3301 adds r3, #1 - 800334c: f3c3 030b ubfx r3, r3, #0, #12 - 8003350: 2b00 cmp r3, #0 - 8003352: bf0c ite eq - 8003354: 2301 moveq r3, #1 - 8003356: 2300 movne r3, #0 - 8003358: b2db uxtb r3, r3 - 800335a: e012 b.n 8003382 - 800335c: 68fb ldr r3, [r7, #12] - 800335e: 1e58 subs r0, r3, #1 - 8003360: 687b ldr r3, [r7, #4] - 8003362: 6859 ldr r1, [r3, #4] - 8003364: 460b mov r3, r1 - 8003366: 009b lsls r3, r3, #2 - 8003368: 440b add r3, r1 - 800336a: 0099 lsls r1, r3, #2 - 800336c: 440b add r3, r1 - 800336e: fbb0 f3f3 udiv r3, r0, r3 - 8003372: 3301 adds r3, #1 - 8003374: f3c3 030b ubfx r3, r3, #0, #12 - 8003378: 2b00 cmp r3, #0 - 800337a: bf0c ite eq - 800337c: 2301 moveq r3, #1 - 800337e: 2300 movne r3, #0 - 8003380: b2db uxtb r3, r3 - 8003382: 2b00 cmp r3, #0 - 8003384: d001 beq.n 800338a - 8003386: 2301 movs r3, #1 - 8003388: e022 b.n 80033d0 - 800338a: 687b ldr r3, [r7, #4] - 800338c: 689b ldr r3, [r3, #8] - 800338e: 2b00 cmp r3, #0 - 8003390: d10e bne.n 80033b0 - 8003392: 68fb ldr r3, [r7, #12] - 8003394: 1e58 subs r0, r3, #1 + 8003388: 687b ldr r3, [r7, #4] + 800338a: 681b ldr r3, [r3, #0] + 800338c: 69db ldr r3, [r3, #28] + 800338e: f423 424f bic.w r2, r3, #52992 @ 0xcf00 + 8003392: f022 02ff bic.w r2, r2, #255 @ 0xff 8003396: 687b ldr r3, [r7, #4] - 8003398: 6859 ldr r1, [r3, #4] - 800339a: 460b mov r3, r1 - 800339c: 005b lsls r3, r3, #1 - 800339e: 440b add r3, r1 - 80033a0: fbb0 f3f3 udiv r3, r0, r3 - 80033a4: 3301 adds r3, #1 - 80033a6: f3c3 030b ubfx r3, r3, #0, #12 - 80033aa: f443 4300 orr.w r3, r3, #32768 @ 0x8000 - 80033ae: e00f b.n 80033d0 - 80033b0: 68fb ldr r3, [r7, #12] - 80033b2: 1e58 subs r0, r3, #1 - 80033b4: 687b ldr r3, [r7, #4] - 80033b6: 6859 ldr r1, [r3, #4] - 80033b8: 460b mov r3, r1 - 80033ba: 009b lsls r3, r3, #2 - 80033bc: 440b add r3, r1 - 80033be: 0099 lsls r1, r3, #2 - 80033c0: 440b add r3, r1 - 80033c2: fbb0 f3f3 udiv r3, r0, r3 - 80033c6: 3301 adds r3, #1 - 80033c8: f3c3 030b ubfx r3, r3, #0, #12 - 80033cc: f443 4340 orr.w r3, r3, #49152 @ 0xc000 - 80033d0: 6879 ldr r1, [r7, #4] - 80033d2: 6809 ldr r1, [r1, #0] - 80033d4: 4313 orrs r3, r2 - 80033d6: 61cb str r3, [r1, #28] + 8003398: 685b ldr r3, [r3, #4] + 800339a: 495c ldr r1, [pc, #368] @ (800350c ) + 800339c: 428b cmp r3, r1 + 800339e: d819 bhi.n 80033d4 + 80033a0: 68fb ldr r3, [r7, #12] + 80033a2: 1e59 subs r1, r3, #1 + 80033a4: 687b ldr r3, [r7, #4] + 80033a6: 685b ldr r3, [r3, #4] + 80033a8: 005b lsls r3, r3, #1 + 80033aa: fbb1 f3f3 udiv r3, r1, r3 + 80033ae: 1c59 adds r1, r3, #1 + 80033b0: f640 73fc movw r3, #4092 @ 0xffc + 80033b4: 400b ands r3, r1 + 80033b6: 2b00 cmp r3, #0 + 80033b8: d00a beq.n 80033d0 + 80033ba: 68fb ldr r3, [r7, #12] + 80033bc: 1e59 subs r1, r3, #1 + 80033be: 687b ldr r3, [r7, #4] + 80033c0: 685b ldr r3, [r3, #4] + 80033c2: 005b lsls r3, r3, #1 + 80033c4: fbb1 f3f3 udiv r3, r1, r3 + 80033c8: 3301 adds r3, #1 + 80033ca: f3c3 030b ubfx r3, r3, #0, #12 + 80033ce: e051 b.n 8003474 + 80033d0: 2304 movs r3, #4 + 80033d2: e04f b.n 8003474 + 80033d4: 687b ldr r3, [r7, #4] + 80033d6: 689b ldr r3, [r3, #8] + 80033d8: 2b00 cmp r3, #0 + 80033da: d111 bne.n 8003400 + 80033dc: 68fb ldr r3, [r7, #12] + 80033de: 1e58 subs r0, r3, #1 + 80033e0: 687b ldr r3, [r7, #4] + 80033e2: 6859 ldr r1, [r3, #4] + 80033e4: 460b mov r3, r1 + 80033e6: 005b lsls r3, r3, #1 + 80033e8: 440b add r3, r1 + 80033ea: fbb0 f3f3 udiv r3, r0, r3 + 80033ee: 3301 adds r3, #1 + 80033f0: f3c3 030b ubfx r3, r3, #0, #12 + 80033f4: 2b00 cmp r3, #0 + 80033f6: bf0c ite eq + 80033f8: 2301 moveq r3, #1 + 80033fa: 2300 movne r3, #0 + 80033fc: b2db uxtb r3, r3 + 80033fe: e012 b.n 8003426 + 8003400: 68fb ldr r3, [r7, #12] + 8003402: 1e58 subs r0, r3, #1 + 8003404: 687b ldr r3, [r7, #4] + 8003406: 6859 ldr r1, [r3, #4] + 8003408: 460b mov r3, r1 + 800340a: 009b lsls r3, r3, #2 + 800340c: 440b add r3, r1 + 800340e: 0099 lsls r1, r3, #2 + 8003410: 440b add r3, r1 + 8003412: fbb0 f3f3 udiv r3, r0, r3 + 8003416: 3301 adds r3, #1 + 8003418: f3c3 030b ubfx r3, r3, #0, #12 + 800341c: 2b00 cmp r3, #0 + 800341e: bf0c ite eq + 8003420: 2301 moveq r3, #1 + 8003422: 2300 movne r3, #0 + 8003424: b2db uxtb r3, r3 + 8003426: 2b00 cmp r3, #0 + 8003428: d001 beq.n 800342e + 800342a: 2301 movs r3, #1 + 800342c: e022 b.n 8003474 + 800342e: 687b ldr r3, [r7, #4] + 8003430: 689b ldr r3, [r3, #8] + 8003432: 2b00 cmp r3, #0 + 8003434: d10e bne.n 8003454 + 8003436: 68fb ldr r3, [r7, #12] + 8003438: 1e58 subs r0, r3, #1 + 800343a: 687b ldr r3, [r7, #4] + 800343c: 6859 ldr r1, [r3, #4] + 800343e: 460b mov r3, r1 + 8003440: 005b lsls r3, r3, #1 + 8003442: 440b add r3, r1 + 8003444: fbb0 f3f3 udiv r3, r0, r3 + 8003448: 3301 adds r3, #1 + 800344a: f3c3 030b ubfx r3, r3, #0, #12 + 800344e: f443 4300 orr.w r3, r3, #32768 @ 0x8000 + 8003452: e00f b.n 8003474 + 8003454: 68fb ldr r3, [r7, #12] + 8003456: 1e58 subs r0, r3, #1 + 8003458: 687b ldr r3, [r7, #4] + 800345a: 6859 ldr r1, [r3, #4] + 800345c: 460b mov r3, r1 + 800345e: 009b lsls r3, r3, #2 + 8003460: 440b add r3, r1 + 8003462: 0099 lsls r1, r3, #2 + 8003464: 440b add r3, r1 + 8003466: fbb0 f3f3 udiv r3, r0, r3 + 800346a: 3301 adds r3, #1 + 800346c: f3c3 030b ubfx r3, r3, #0, #12 + 8003470: f443 4340 orr.w r3, r3, #49152 @ 0xc000 + 8003474: 6879 ldr r1, [r7, #4] + 8003476: 6809 ldr r1, [r1, #0] + 8003478: 4313 orrs r3, r2 + 800347a: 61cb str r3, [r1, #28] /*---------------------------- I2Cx CR1 Configuration ----------------------*/ /* Configure I2Cx: Generalcall and NoStretch mode */ MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode)); - 80033d8: 687b ldr r3, [r7, #4] - 80033da: 681b ldr r3, [r3, #0] - 80033dc: 681b ldr r3, [r3, #0] - 80033de: f023 01c0 bic.w r1, r3, #192 @ 0xc0 - 80033e2: 687b ldr r3, [r7, #4] - 80033e4: 69da ldr r2, [r3, #28] - 80033e6: 687b ldr r3, [r7, #4] - 80033e8: 6a1b ldr r3, [r3, #32] - 80033ea: 431a orrs r2, r3 - 80033ec: 687b ldr r3, [r7, #4] - 80033ee: 681b ldr r3, [r3, #0] - 80033f0: 430a orrs r2, r1 - 80033f2: 601a str r2, [r3, #0] + 800347c: 687b ldr r3, [r7, #4] + 800347e: 681b ldr r3, [r3, #0] + 8003480: 681b ldr r3, [r3, #0] + 8003482: f023 01c0 bic.w r1, r3, #192 @ 0xc0 + 8003486: 687b ldr r3, [r7, #4] + 8003488: 69da ldr r2, [r3, #28] + 800348a: 687b ldr r3, [r7, #4] + 800348c: 6a1b ldr r3, [r3, #32] + 800348e: 431a orrs r2, r3 + 8003490: 687b ldr r3, [r7, #4] + 8003492: 681b ldr r3, [r3, #0] + 8003494: 430a orrs r2, r1 + 8003496: 601a str r2, [r3, #0] /*---------------------------- I2Cx OAR1 Configuration ---------------------*/ /* Configure I2Cx: Own Address1 and addressing mode */ MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1)); - 80033f4: 687b ldr r3, [r7, #4] - 80033f6: 681b ldr r3, [r3, #0] - 80033f8: 689b ldr r3, [r3, #8] - 80033fa: f423 4303 bic.w r3, r3, #33536 @ 0x8300 - 80033fe: f023 03ff bic.w r3, r3, #255 @ 0xff - 8003402: 687a ldr r2, [r7, #4] - 8003404: 6911 ldr r1, [r2, #16] - 8003406: 687a ldr r2, [r7, #4] - 8003408: 68d2 ldr r2, [r2, #12] - 800340a: 4311 orrs r1, r2 - 800340c: 687a ldr r2, [r7, #4] - 800340e: 6812 ldr r2, [r2, #0] - 8003410: 430b orrs r3, r1 - 8003412: 6093 str r3, [r2, #8] + 8003498: 687b ldr r3, [r7, #4] + 800349a: 681b ldr r3, [r3, #0] + 800349c: 689b ldr r3, [r3, #8] + 800349e: f423 4303 bic.w r3, r3, #33536 @ 0x8300 + 80034a2: f023 03ff bic.w r3, r3, #255 @ 0xff + 80034a6: 687a ldr r2, [r7, #4] + 80034a8: 6911 ldr r1, [r2, #16] + 80034aa: 687a ldr r2, [r7, #4] + 80034ac: 68d2 ldr r2, [r2, #12] + 80034ae: 4311 orrs r1, r2 + 80034b0: 687a ldr r2, [r7, #4] + 80034b2: 6812 ldr r2, [r2, #0] + 80034b4: 430b orrs r3, r1 + 80034b6: 6093 str r3, [r2, #8] /*---------------------------- I2Cx OAR2 Configuration ---------------------*/ /* Configure I2Cx: Dual mode and Own Address2 */ MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2)); - 8003414: 687b ldr r3, [r7, #4] - 8003416: 681b ldr r3, [r3, #0] - 8003418: 68db ldr r3, [r3, #12] - 800341a: f023 01ff bic.w r1, r3, #255 @ 0xff - 800341e: 687b ldr r3, [r7, #4] - 8003420: 695a ldr r2, [r3, #20] - 8003422: 687b ldr r3, [r7, #4] - 8003424: 699b ldr r3, [r3, #24] - 8003426: 431a orrs r2, r3 - 8003428: 687b ldr r3, [r7, #4] - 800342a: 681b ldr r3, [r3, #0] - 800342c: 430a orrs r2, r1 - 800342e: 60da str r2, [r3, #12] + 80034b8: 687b ldr r3, [r7, #4] + 80034ba: 681b ldr r3, [r3, #0] + 80034bc: 68db ldr r3, [r3, #12] + 80034be: f023 01ff bic.w r1, r3, #255 @ 0xff + 80034c2: 687b ldr r3, [r7, #4] + 80034c4: 695a ldr r2, [r3, #20] + 80034c6: 687b ldr r3, [r7, #4] + 80034c8: 699b ldr r3, [r3, #24] + 80034ca: 431a orrs r2, r3 + 80034cc: 687b ldr r3, [r7, #4] + 80034ce: 681b ldr r3, [r3, #0] + 80034d0: 430a orrs r2, r1 + 80034d2: 60da str r2, [r3, #12] /* Enable the selected I2C peripheral */ __HAL_I2C_ENABLE(hi2c); - 8003430: 687b ldr r3, [r7, #4] - 8003432: 681b ldr r3, [r3, #0] - 8003434: 681a ldr r2, [r3, #0] - 8003436: 687b ldr r3, [r7, #4] - 8003438: 681b ldr r3, [r3, #0] - 800343a: f042 0201 orr.w r2, r2, #1 - 800343e: 601a str r2, [r3, #0] + 80034d4: 687b ldr r3, [r7, #4] + 80034d6: 681b ldr r3, [r3, #0] + 80034d8: 681a ldr r2, [r3, #0] + 80034da: 687b ldr r3, [r7, #4] + 80034dc: 681b ldr r3, [r3, #0] + 80034de: f042 0201 orr.w r2, r2, #1 + 80034e2: 601a str r2, [r3, #0] hi2c->ErrorCode = HAL_I2C_ERROR_NONE; - 8003440: 687b ldr r3, [r7, #4] - 8003442: 2200 movs r2, #0 - 8003444: 641a str r2, [r3, #64] @ 0x40 + 80034e4: 687b ldr r3, [r7, #4] + 80034e6: 2200 movs r2, #0 + 80034e8: 641a str r2, [r3, #64] @ 0x40 hi2c->State = HAL_I2C_STATE_READY; - 8003446: 687b ldr r3, [r7, #4] - 8003448: 2220 movs r2, #32 - 800344a: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80034ea: 687b ldr r3, [r7, #4] + 80034ec: 2220 movs r2, #32 + 80034ee: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->PreviousState = I2C_STATE_NONE; - 800344e: 687b ldr r3, [r7, #4] - 8003450: 2200 movs r2, #0 - 8003452: 631a str r2, [r3, #48] @ 0x30 + 80034f2: 687b ldr r3, [r7, #4] + 80034f4: 2200 movs r2, #0 + 80034f6: 631a str r2, [r3, #48] @ 0x30 hi2c->Mode = HAL_I2C_MODE_NONE; - 8003454: 687b ldr r3, [r7, #4] - 8003456: 2200 movs r2, #0 - 8003458: f883 203e strb.w r2, [r3, #62] @ 0x3e + 80034f8: 687b ldr r3, [r7, #4] + 80034fa: 2200 movs r2, #0 + 80034fc: f883 203e strb.w r2, [r3, #62] @ 0x3e return HAL_OK; - 800345c: 2300 movs r3, #0 + 8003500: 2300 movs r3, #0 } - 800345e: 4618 mov r0, r3 - 8003460: 3710 adds r7, #16 - 8003462: 46bd mov sp, r7 - 8003464: bd80 pop {r7, pc} - 8003466: bf00 nop - 8003468: 000186a0 .word 0x000186a0 - 800346c: 001e847f .word 0x001e847f - 8003470: 003d08ff .word 0x003d08ff - 8003474: 431bde83 .word 0x431bde83 - 8003478: 10624dd3 .word 0x10624dd3 + 8003502: 4618 mov r0, r3 + 8003504: 3710 adds r7, #16 + 8003506: 46bd mov sp, r7 + 8003508: bd80 pop {r7, pc} + 800350a: bf00 nop + 800350c: 000186a0 .word 0x000186a0 + 8003510: 001e847f .word 0x001e847f + 8003514: 003d08ff .word 0x003d08ff + 8003518: 431bde83 .word 0x431bde83 + 800351c: 10624dd3 .word 0x10624dd3 -0800347c : +08003520 : * @param Size Amount of data to be sent * @param Timeout Timeout duration * @retval HAL status */ HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) { - 800347c: b580 push {r7, lr} - 800347e: b088 sub sp, #32 - 8003480: af02 add r7, sp, #8 - 8003482: 60f8 str r0, [r7, #12] - 8003484: 607a str r2, [r7, #4] - 8003486: 461a mov r2, r3 - 8003488: 460b mov r3, r1 - 800348a: 817b strh r3, [r7, #10] - 800348c: 4613 mov r3, r2 - 800348e: 813b strh r3, [r7, #8] + 8003520: b580 push {r7, lr} + 8003522: b088 sub sp, #32 + 8003524: af02 add r7, sp, #8 + 8003526: 60f8 str r0, [r7, #12] + 8003528: 607a str r2, [r7, #4] + 800352a: 461a mov r2, r3 + 800352c: 460b mov r3, r1 + 800352e: 817b strh r3, [r7, #10] + 8003530: 4613 mov r3, r2 + 8003532: 813b strh r3, [r7, #8] /* Init tickstart for timeout management*/ uint32_t tickstart = HAL_GetTick(); - 8003490: f7ff f908 bl 80026a4 - 8003494: 6178 str r0, [r7, #20] + 8003534: f7ff f908 bl 8002748 + 8003538: 6178 str r0, [r7, #20] if (hi2c->State == HAL_I2C_STATE_READY) - 8003496: 68fb ldr r3, [r7, #12] - 8003498: f893 303d ldrb.w r3, [r3, #61] @ 0x3d - 800349c: b2db uxtb r3, r3 - 800349e: 2b20 cmp r3, #32 - 80034a0: f040 80e0 bne.w 8003664 + 800353a: 68fb ldr r3, [r7, #12] + 800353c: f893 303d ldrb.w r3, [r3, #61] @ 0x3d + 8003540: b2db uxtb r3, r3 + 8003542: 2b20 cmp r3, #32 + 8003544: f040 80e0 bne.w 8003708 { /* Wait until BUSY flag is reset */ if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) - 80034a4: 697b ldr r3, [r7, #20] - 80034a6: 9300 str r3, [sp, #0] - 80034a8: 2319 movs r3, #25 - 80034aa: 2201 movs r2, #1 - 80034ac: 4970 ldr r1, [pc, #448] @ (8003670 ) - 80034ae: 68f8 ldr r0, [r7, #12] - 80034b0: f000 fc9e bl 8003df0 - 80034b4: 4603 mov r3, r0 - 80034b6: 2b00 cmp r3, #0 - 80034b8: d001 beq.n 80034be + 8003548: 697b ldr r3, [r7, #20] + 800354a: 9300 str r3, [sp, #0] + 800354c: 2319 movs r3, #25 + 800354e: 2201 movs r2, #1 + 8003550: 4970 ldr r1, [pc, #448] @ (8003714 ) + 8003552: 68f8 ldr r0, [r7, #12] + 8003554: f000 fc9e bl 8003e94 + 8003558: 4603 mov r3, r0 + 800355a: 2b00 cmp r3, #0 + 800355c: d001 beq.n 8003562 { return HAL_BUSY; - 80034ba: 2302 movs r3, #2 - 80034bc: e0d3 b.n 8003666 + 800355e: 2302 movs r3, #2 + 8003560: e0d3 b.n 800370a } /* Process Locked */ __HAL_LOCK(hi2c); - 80034be: 68fb ldr r3, [r7, #12] - 80034c0: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 80034c4: 2b01 cmp r3, #1 - 80034c6: d101 bne.n 80034cc - 80034c8: 2302 movs r3, #2 - 80034ca: e0cc b.n 8003666 - 80034cc: 68fb ldr r3, [r7, #12] - 80034ce: 2201 movs r2, #1 - 80034d0: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8003562: 68fb ldr r3, [r7, #12] + 8003564: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 8003568: 2b01 cmp r3, #1 + 800356a: d101 bne.n 8003570 + 800356c: 2302 movs r3, #2 + 800356e: e0cc b.n 800370a + 8003570: 68fb ldr r3, [r7, #12] + 8003572: 2201 movs r2, #1 + 8003574: f883 203c strb.w r2, [r3, #60] @ 0x3c /* Check if the I2C is already enabled */ if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) - 80034d4: 68fb ldr r3, [r7, #12] - 80034d6: 681b ldr r3, [r3, #0] - 80034d8: 681b ldr r3, [r3, #0] - 80034da: f003 0301 and.w r3, r3, #1 - 80034de: 2b01 cmp r3, #1 - 80034e0: d007 beq.n 80034f2 + 8003578: 68fb ldr r3, [r7, #12] + 800357a: 681b ldr r3, [r3, #0] + 800357c: 681b ldr r3, [r3, #0] + 800357e: f003 0301 and.w r3, r3, #1 + 8003582: 2b01 cmp r3, #1 + 8003584: d007 beq.n 8003596 { /* Enable I2C peripheral */ __HAL_I2C_ENABLE(hi2c); - 80034e2: 68fb ldr r3, [r7, #12] - 80034e4: 681b ldr r3, [r3, #0] - 80034e6: 681a ldr r2, [r3, #0] - 80034e8: 68fb ldr r3, [r7, #12] - 80034ea: 681b ldr r3, [r3, #0] - 80034ec: f042 0201 orr.w r2, r2, #1 - 80034f0: 601a str r2, [r3, #0] + 8003586: 68fb ldr r3, [r7, #12] + 8003588: 681b ldr r3, [r3, #0] + 800358a: 681a ldr r2, [r3, #0] + 800358c: 68fb ldr r3, [r7, #12] + 800358e: 681b ldr r3, [r3, #0] + 8003590: f042 0201 orr.w r2, r2, #1 + 8003594: 601a str r2, [r3, #0] } /* Disable Pos */ CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS); - 80034f2: 68fb ldr r3, [r7, #12] - 80034f4: 681b ldr r3, [r3, #0] - 80034f6: 681a ldr r2, [r3, #0] - 80034f8: 68fb ldr r3, [r7, #12] - 80034fa: 681b ldr r3, [r3, #0] - 80034fc: f422 6200 bic.w r2, r2, #2048 @ 0x800 - 8003500: 601a str r2, [r3, #0] + 8003596: 68fb ldr r3, [r7, #12] + 8003598: 681b ldr r3, [r3, #0] + 800359a: 681a ldr r2, [r3, #0] + 800359c: 68fb ldr r3, [r7, #12] + 800359e: 681b ldr r3, [r3, #0] + 80035a0: f422 6200 bic.w r2, r2, #2048 @ 0x800 + 80035a4: 601a str r2, [r3, #0] hi2c->State = HAL_I2C_STATE_BUSY_TX; - 8003502: 68fb ldr r3, [r7, #12] - 8003504: 2221 movs r2, #33 @ 0x21 - 8003506: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80035a6: 68fb ldr r3, [r7, #12] + 80035a8: 2221 movs r2, #33 @ 0x21 + 80035aa: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_MASTER; - 800350a: 68fb ldr r3, [r7, #12] - 800350c: 2210 movs r2, #16 - 800350e: f883 203e strb.w r2, [r3, #62] @ 0x3e + 80035ae: 68fb ldr r3, [r7, #12] + 80035b0: 2210 movs r2, #16 + 80035b2: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode = HAL_I2C_ERROR_NONE; - 8003512: 68fb ldr r3, [r7, #12] - 8003514: 2200 movs r2, #0 - 8003516: 641a str r2, [r3, #64] @ 0x40 + 80035b6: 68fb ldr r3, [r7, #12] + 80035b8: 2200 movs r2, #0 + 80035ba: 641a str r2, [r3, #64] @ 0x40 /* Prepare transfer parameters */ hi2c->pBuffPtr = pData; - 8003518: 68fb ldr r3, [r7, #12] - 800351a: 687a ldr r2, [r7, #4] - 800351c: 625a str r2, [r3, #36] @ 0x24 + 80035bc: 68fb ldr r3, [r7, #12] + 80035be: 687a ldr r2, [r7, #4] + 80035c0: 625a str r2, [r3, #36] @ 0x24 hi2c->XferCount = Size; - 800351e: 68fb ldr r3, [r7, #12] - 8003520: 893a ldrh r2, [r7, #8] - 8003522: 855a strh r2, [r3, #42] @ 0x2a + 80035c2: 68fb ldr r3, [r7, #12] + 80035c4: 893a ldrh r2, [r7, #8] + 80035c6: 855a strh r2, [r3, #42] @ 0x2a hi2c->XferSize = hi2c->XferCount; - 8003524: 68fb ldr r3, [r7, #12] - 8003526: 8d5b ldrh r3, [r3, #42] @ 0x2a - 8003528: b29a uxth r2, r3 - 800352a: 68fb ldr r3, [r7, #12] - 800352c: 851a strh r2, [r3, #40] @ 0x28 + 80035c8: 68fb ldr r3, [r7, #12] + 80035ca: 8d5b ldrh r3, [r3, #42] @ 0x2a + 80035cc: b29a uxth r2, r3 + 80035ce: 68fb ldr r3, [r7, #12] + 80035d0: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferOptions = I2C_NO_OPTION_FRAME; - 800352e: 68fb ldr r3, [r7, #12] - 8003530: 4a50 ldr r2, [pc, #320] @ (8003674 ) - 8003532: 62da str r2, [r3, #44] @ 0x2c + 80035d2: 68fb ldr r3, [r7, #12] + 80035d4: 4a50 ldr r2, [pc, #320] @ (8003718 ) + 80035d6: 62da str r2, [r3, #44] @ 0x2c /* Send Slave Address */ if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK) - 8003534: 8979 ldrh r1, [r7, #10] - 8003536: 697b ldr r3, [r7, #20] - 8003538: 6a3a ldr r2, [r7, #32] - 800353a: 68f8 ldr r0, [r7, #12] - 800353c: f000 fb08 bl 8003b50 - 8003540: 4603 mov r3, r0 - 8003542: 2b00 cmp r3, #0 - 8003544: d001 beq.n 800354a + 80035d8: 8979 ldrh r1, [r7, #10] + 80035da: 697b ldr r3, [r7, #20] + 80035dc: 6a3a ldr r2, [r7, #32] + 80035de: 68f8 ldr r0, [r7, #12] + 80035e0: f000 fb08 bl 8003bf4 + 80035e4: 4603 mov r3, r0 + 80035e6: 2b00 cmp r3, #0 + 80035e8: d001 beq.n 80035ee { return HAL_ERROR; - 8003546: 2301 movs r3, #1 - 8003548: e08d b.n 8003666 + 80035ea: 2301 movs r3, #1 + 80035ec: e08d b.n 800370a } /* Clear ADDR flag */ __HAL_I2C_CLEAR_ADDRFLAG(hi2c); - 800354a: 2300 movs r3, #0 - 800354c: 613b str r3, [r7, #16] - 800354e: 68fb ldr r3, [r7, #12] - 8003550: 681b ldr r3, [r3, #0] - 8003552: 695b ldr r3, [r3, #20] - 8003554: 613b str r3, [r7, #16] - 8003556: 68fb ldr r3, [r7, #12] - 8003558: 681b ldr r3, [r3, #0] - 800355a: 699b ldr r3, [r3, #24] - 800355c: 613b str r3, [r7, #16] - 800355e: 693b ldr r3, [r7, #16] + 80035ee: 2300 movs r3, #0 + 80035f0: 613b str r3, [r7, #16] + 80035f2: 68fb ldr r3, [r7, #12] + 80035f4: 681b ldr r3, [r3, #0] + 80035f6: 695b ldr r3, [r3, #20] + 80035f8: 613b str r3, [r7, #16] + 80035fa: 68fb ldr r3, [r7, #12] + 80035fc: 681b ldr r3, [r3, #0] + 80035fe: 699b ldr r3, [r3, #24] + 8003600: 613b str r3, [r7, #16] + 8003602: 693b ldr r3, [r7, #16] while (hi2c->XferSize > 0U) - 8003560: e066 b.n 8003630 + 8003604: e066 b.n 80036d4 { /* Wait until TXE flag is set */ if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) - 8003562: 697a ldr r2, [r7, #20] - 8003564: 6a39 ldr r1, [r7, #32] - 8003566: 68f8 ldr r0, [r7, #12] - 8003568: f000 fd5c bl 8004024 - 800356c: 4603 mov r3, r0 - 800356e: 2b00 cmp r3, #0 - 8003570: d00d beq.n 800358e + 8003606: 697a ldr r2, [r7, #20] + 8003608: 6a39 ldr r1, [r7, #32] + 800360a: 68f8 ldr r0, [r7, #12] + 800360c: f000 fd5c bl 80040c8 + 8003610: 4603 mov r3, r0 + 8003612: 2b00 cmp r3, #0 + 8003614: d00d beq.n 8003632 { if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) - 8003572: 68fb ldr r3, [r7, #12] - 8003574: 6c1b ldr r3, [r3, #64] @ 0x40 - 8003576: 2b04 cmp r3, #4 - 8003578: d107 bne.n 800358a + 8003616: 68fb ldr r3, [r7, #12] + 8003618: 6c1b ldr r3, [r3, #64] @ 0x40 + 800361a: 2b04 cmp r3, #4 + 800361c: d107 bne.n 800362e { /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 800357a: 68fb ldr r3, [r7, #12] - 800357c: 681b ldr r3, [r3, #0] - 800357e: 681a ldr r2, [r3, #0] - 8003580: 68fb ldr r3, [r7, #12] - 8003582: 681b ldr r3, [r3, #0] - 8003584: f442 7200 orr.w r2, r2, #512 @ 0x200 - 8003588: 601a str r2, [r3, #0] + 800361e: 68fb ldr r3, [r7, #12] + 8003620: 681b ldr r3, [r3, #0] + 8003622: 681a ldr r2, [r3, #0] + 8003624: 68fb ldr r3, [r7, #12] + 8003626: 681b ldr r3, [r3, #0] + 8003628: f442 7200 orr.w r2, r2, #512 @ 0x200 + 800362c: 601a str r2, [r3, #0] } return HAL_ERROR; - 800358a: 2301 movs r3, #1 - 800358c: e06b b.n 8003666 + 800362e: 2301 movs r3, #1 + 8003630: e06b b.n 800370a } /* Write data to DR */ hi2c->Instance->DR = *hi2c->pBuffPtr; - 800358e: 68fb ldr r3, [r7, #12] - 8003590: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003592: 781a ldrb r2, [r3, #0] - 8003594: 68fb ldr r3, [r7, #12] - 8003596: 681b ldr r3, [r3, #0] - 8003598: 611a str r2, [r3, #16] + 8003632: 68fb ldr r3, [r7, #12] + 8003634: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003636: 781a ldrb r2, [r3, #0] + 8003638: 68fb ldr r3, [r7, #12] + 800363a: 681b ldr r3, [r3, #0] + 800363c: 611a str r2, [r3, #16] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 800359a: 68fb ldr r3, [r7, #12] - 800359c: 6a5b ldr r3, [r3, #36] @ 0x24 - 800359e: 1c5a adds r2, r3, #1 - 80035a0: 68fb ldr r3, [r7, #12] - 80035a2: 625a str r2, [r3, #36] @ 0x24 + 800363e: 68fb ldr r3, [r7, #12] + 8003640: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003642: 1c5a adds r2, r3, #1 + 8003644: 68fb ldr r3, [r7, #12] + 8003646: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferCount--; - 80035a4: 68fb ldr r3, [r7, #12] - 80035a6: 8d5b ldrh r3, [r3, #42] @ 0x2a - 80035a8: b29b uxth r3, r3 - 80035aa: 3b01 subs r3, #1 - 80035ac: b29a uxth r2, r3 - 80035ae: 68fb ldr r3, [r7, #12] - 80035b0: 855a strh r2, [r3, #42] @ 0x2a + 8003648: 68fb ldr r3, [r7, #12] + 800364a: 8d5b ldrh r3, [r3, #42] @ 0x2a + 800364c: b29b uxth r3, r3 + 800364e: 3b01 subs r3, #1 + 8003650: b29a uxth r2, r3 + 8003652: 68fb ldr r3, [r7, #12] + 8003654: 855a strh r2, [r3, #42] @ 0x2a hi2c->XferSize--; - 80035b2: 68fb ldr r3, [r7, #12] - 80035b4: 8d1b ldrh r3, [r3, #40] @ 0x28 - 80035b6: 3b01 subs r3, #1 - 80035b8: b29a uxth r2, r3 - 80035ba: 68fb ldr r3, [r7, #12] - 80035bc: 851a strh r2, [r3, #40] @ 0x28 + 8003656: 68fb ldr r3, [r7, #12] + 8003658: 8d1b ldrh r3, [r3, #40] @ 0x28 + 800365a: 3b01 subs r3, #1 + 800365c: b29a uxth r2, r3 + 800365e: 68fb ldr r3, [r7, #12] + 8003660: 851a strh r2, [r3, #40] @ 0x28 if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U)) - 80035be: 68fb ldr r3, [r7, #12] - 80035c0: 681b ldr r3, [r3, #0] - 80035c2: 695b ldr r3, [r3, #20] - 80035c4: f003 0304 and.w r3, r3, #4 - 80035c8: 2b04 cmp r3, #4 - 80035ca: d11b bne.n 8003604 - 80035cc: 68fb ldr r3, [r7, #12] - 80035ce: 8d1b ldrh r3, [r3, #40] @ 0x28 - 80035d0: 2b00 cmp r3, #0 - 80035d2: d017 beq.n 8003604 + 8003662: 68fb ldr r3, [r7, #12] + 8003664: 681b ldr r3, [r3, #0] + 8003666: 695b ldr r3, [r3, #20] + 8003668: f003 0304 and.w r3, r3, #4 + 800366c: 2b04 cmp r3, #4 + 800366e: d11b bne.n 80036a8 + 8003670: 68fb ldr r3, [r7, #12] + 8003672: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003674: 2b00 cmp r3, #0 + 8003676: d017 beq.n 80036a8 { /* Write data to DR */ hi2c->Instance->DR = *hi2c->pBuffPtr; - 80035d4: 68fb ldr r3, [r7, #12] - 80035d6: 6a5b ldr r3, [r3, #36] @ 0x24 - 80035d8: 781a ldrb r2, [r3, #0] - 80035da: 68fb ldr r3, [r7, #12] - 80035dc: 681b ldr r3, [r3, #0] - 80035de: 611a str r2, [r3, #16] + 8003678: 68fb ldr r3, [r7, #12] + 800367a: 6a5b ldr r3, [r3, #36] @ 0x24 + 800367c: 781a ldrb r2, [r3, #0] + 800367e: 68fb ldr r3, [r7, #12] + 8003680: 681b ldr r3, [r3, #0] + 8003682: 611a str r2, [r3, #16] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 80035e0: 68fb ldr r3, [r7, #12] - 80035e2: 6a5b ldr r3, [r3, #36] @ 0x24 - 80035e4: 1c5a adds r2, r3, #1 - 80035e6: 68fb ldr r3, [r7, #12] - 80035e8: 625a str r2, [r3, #36] @ 0x24 + 8003684: 68fb ldr r3, [r7, #12] + 8003686: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003688: 1c5a adds r2, r3, #1 + 800368a: 68fb ldr r3, [r7, #12] + 800368c: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferCount--; - 80035ea: 68fb ldr r3, [r7, #12] - 80035ec: 8d5b ldrh r3, [r3, #42] @ 0x2a - 80035ee: b29b uxth r3, r3 - 80035f0: 3b01 subs r3, #1 - 80035f2: b29a uxth r2, r3 - 80035f4: 68fb ldr r3, [r7, #12] - 80035f6: 855a strh r2, [r3, #42] @ 0x2a + 800368e: 68fb ldr r3, [r7, #12] + 8003690: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003692: b29b uxth r3, r3 + 8003694: 3b01 subs r3, #1 + 8003696: b29a uxth r2, r3 + 8003698: 68fb ldr r3, [r7, #12] + 800369a: 855a strh r2, [r3, #42] @ 0x2a hi2c->XferSize--; - 80035f8: 68fb ldr r3, [r7, #12] - 80035fa: 8d1b ldrh r3, [r3, #40] @ 0x28 - 80035fc: 3b01 subs r3, #1 - 80035fe: b29a uxth r2, r3 - 8003600: 68fb ldr r3, [r7, #12] - 8003602: 851a strh r2, [r3, #40] @ 0x28 + 800369c: 68fb ldr r3, [r7, #12] + 800369e: 8d1b ldrh r3, [r3, #40] @ 0x28 + 80036a0: 3b01 subs r3, #1 + 80036a2: b29a uxth r2, r3 + 80036a4: 68fb ldr r3, [r7, #12] + 80036a6: 851a strh r2, [r3, #40] @ 0x28 } /* Wait until BTF flag is set */ if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) - 8003604: 697a ldr r2, [r7, #20] - 8003606: 6a39 ldr r1, [r7, #32] - 8003608: 68f8 ldr r0, [r7, #12] - 800360a: f000 fd53 bl 80040b4 - 800360e: 4603 mov r3, r0 - 8003610: 2b00 cmp r3, #0 - 8003612: d00d beq.n 8003630 + 80036a8: 697a ldr r2, [r7, #20] + 80036aa: 6a39 ldr r1, [r7, #32] + 80036ac: 68f8 ldr r0, [r7, #12] + 80036ae: f000 fd53 bl 8004158 + 80036b2: 4603 mov r3, r0 + 80036b4: 2b00 cmp r3, #0 + 80036b6: d00d beq.n 80036d4 { if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) - 8003614: 68fb ldr r3, [r7, #12] - 8003616: 6c1b ldr r3, [r3, #64] @ 0x40 - 8003618: 2b04 cmp r3, #4 - 800361a: d107 bne.n 800362c + 80036b8: 68fb ldr r3, [r7, #12] + 80036ba: 6c1b ldr r3, [r3, #64] @ 0x40 + 80036bc: 2b04 cmp r3, #4 + 80036be: d107 bne.n 80036d0 { /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 800361c: 68fb ldr r3, [r7, #12] - 800361e: 681b ldr r3, [r3, #0] - 8003620: 681a ldr r2, [r3, #0] - 8003622: 68fb ldr r3, [r7, #12] - 8003624: 681b ldr r3, [r3, #0] - 8003626: f442 7200 orr.w r2, r2, #512 @ 0x200 - 800362a: 601a str r2, [r3, #0] + 80036c0: 68fb ldr r3, [r7, #12] + 80036c2: 681b ldr r3, [r3, #0] + 80036c4: 681a ldr r2, [r3, #0] + 80036c6: 68fb ldr r3, [r7, #12] + 80036c8: 681b ldr r3, [r3, #0] + 80036ca: f442 7200 orr.w r2, r2, #512 @ 0x200 + 80036ce: 601a str r2, [r3, #0] } return HAL_ERROR; - 800362c: 2301 movs r3, #1 - 800362e: e01a b.n 8003666 + 80036d0: 2301 movs r3, #1 + 80036d2: e01a b.n 800370a while (hi2c->XferSize > 0U) - 8003630: 68fb ldr r3, [r7, #12] - 8003632: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003634: 2b00 cmp r3, #0 - 8003636: d194 bne.n 8003562 + 80036d4: 68fb ldr r3, [r7, #12] + 80036d6: 8d1b ldrh r3, [r3, #40] @ 0x28 + 80036d8: 2b00 cmp r3, #0 + 80036da: d194 bne.n 8003606 } } /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 8003638: 68fb ldr r3, [r7, #12] - 800363a: 681b ldr r3, [r3, #0] - 800363c: 681a ldr r2, [r3, #0] - 800363e: 68fb ldr r3, [r7, #12] - 8003640: 681b ldr r3, [r3, #0] - 8003642: f442 7200 orr.w r2, r2, #512 @ 0x200 - 8003646: 601a str r2, [r3, #0] + 80036dc: 68fb ldr r3, [r7, #12] + 80036de: 681b ldr r3, [r3, #0] + 80036e0: 681a ldr r2, [r3, #0] + 80036e2: 68fb ldr r3, [r7, #12] + 80036e4: 681b ldr r3, [r3, #0] + 80036e6: f442 7200 orr.w r2, r2, #512 @ 0x200 + 80036ea: 601a str r2, [r3, #0] hi2c->State = HAL_I2C_STATE_READY; - 8003648: 68fb ldr r3, [r7, #12] - 800364a: 2220 movs r2, #32 - 800364c: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80036ec: 68fb ldr r3, [r7, #12] + 80036ee: 2220 movs r2, #32 + 80036f0: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 8003650: 68fb ldr r3, [r7, #12] - 8003652: 2200 movs r2, #0 - 8003654: f883 203e strb.w r2, [r3, #62] @ 0x3e + 80036f4: 68fb ldr r3, [r7, #12] + 80036f6: 2200 movs r2, #0 + 80036f8: f883 203e strb.w r2, [r3, #62] @ 0x3e /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8003658: 68fb ldr r3, [r7, #12] - 800365a: 2200 movs r2, #0 - 800365c: f883 203c strb.w r2, [r3, #60] @ 0x3c + 80036fc: 68fb ldr r3, [r7, #12] + 80036fe: 2200 movs r2, #0 + 8003700: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_OK; - 8003660: 2300 movs r3, #0 - 8003662: e000 b.n 8003666 + 8003704: 2300 movs r3, #0 + 8003706: e000 b.n 800370a } else { return HAL_BUSY; - 8003664: 2302 movs r3, #2 + 8003708: 2302 movs r3, #2 } } - 8003666: 4618 mov r0, r3 - 8003668: 3718 adds r7, #24 - 800366a: 46bd mov sp, r7 - 800366c: bd80 pop {r7, pc} - 800366e: bf00 nop - 8003670: 00100002 .word 0x00100002 - 8003674: ffff0000 .word 0xffff0000 + 800370a: 4618 mov r0, r3 + 800370c: 3718 adds r7, #24 + 800370e: 46bd mov sp, r7 + 8003710: bd80 pop {r7, pc} + 8003712: bf00 nop + 8003714: 00100002 .word 0x00100002 + 8003718: ffff0000 .word 0xffff0000 -08003678 : +0800371c : * @param Size Amount of data to be sent * @param Timeout Timeout duration * @retval HAL status */ HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) { - 8003678: b580 push {r7, lr} - 800367a: b08c sub sp, #48 @ 0x30 - 800367c: af02 add r7, sp, #8 - 800367e: 60f8 str r0, [r7, #12] - 8003680: 607a str r2, [r7, #4] - 8003682: 461a mov r2, r3 - 8003684: 460b mov r3, r1 - 8003686: 817b strh r3, [r7, #10] - 8003688: 4613 mov r3, r2 - 800368a: 813b strh r3, [r7, #8] + 800371c: b580 push {r7, lr} + 800371e: b08c sub sp, #48 @ 0x30 + 8003720: af02 add r7, sp, #8 + 8003722: 60f8 str r0, [r7, #12] + 8003724: 607a str r2, [r7, #4] + 8003726: 461a mov r2, r3 + 8003728: 460b mov r3, r1 + 800372a: 817b strh r3, [r7, #10] + 800372c: 4613 mov r3, r2 + 800372e: 813b strh r3, [r7, #8] __IO uint32_t count = 0U; - 800368c: 2300 movs r3, #0 - 800368e: 623b str r3, [r7, #32] + 8003730: 2300 movs r3, #0 + 8003732: 623b str r3, [r7, #32] /* Init tickstart for timeout management*/ uint32_t tickstart = HAL_GetTick(); - 8003690: f7ff f808 bl 80026a4 - 8003694: 6278 str r0, [r7, #36] @ 0x24 + 8003734: f7ff f808 bl 8002748 + 8003738: 6278 str r0, [r7, #36] @ 0x24 if (hi2c->State == HAL_I2C_STATE_READY) - 8003696: 68fb ldr r3, [r7, #12] - 8003698: f893 303d ldrb.w r3, [r3, #61] @ 0x3d - 800369c: b2db uxtb r3, r3 - 800369e: 2b20 cmp r3, #32 - 80036a0: f040 824b bne.w 8003b3a + 800373a: 68fb ldr r3, [r7, #12] + 800373c: f893 303d ldrb.w r3, [r3, #61] @ 0x3d + 8003740: b2db uxtb r3, r3 + 8003742: 2b20 cmp r3, #32 + 8003744: f040 824b bne.w 8003bde { /* Wait until BUSY flag is reset */ if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) - 80036a4: 6a7b ldr r3, [r7, #36] @ 0x24 - 80036a6: 9300 str r3, [sp, #0] - 80036a8: 2319 movs r3, #25 - 80036aa: 2201 movs r2, #1 - 80036ac: 497f ldr r1, [pc, #508] @ (80038ac ) - 80036ae: 68f8 ldr r0, [r7, #12] - 80036b0: f000 fb9e bl 8003df0 - 80036b4: 4603 mov r3, r0 - 80036b6: 2b00 cmp r3, #0 - 80036b8: d001 beq.n 80036be + 8003748: 6a7b ldr r3, [r7, #36] @ 0x24 + 800374a: 9300 str r3, [sp, #0] + 800374c: 2319 movs r3, #25 + 800374e: 2201 movs r2, #1 + 8003750: 497f ldr r1, [pc, #508] @ (8003950 ) + 8003752: 68f8 ldr r0, [r7, #12] + 8003754: f000 fb9e bl 8003e94 + 8003758: 4603 mov r3, r0 + 800375a: 2b00 cmp r3, #0 + 800375c: d001 beq.n 8003762 { return HAL_BUSY; - 80036ba: 2302 movs r3, #2 - 80036bc: e23e b.n 8003b3c + 800375e: 2302 movs r3, #2 + 8003760: e23e b.n 8003be0 } /* Process Locked */ __HAL_LOCK(hi2c); - 80036be: 68fb ldr r3, [r7, #12] - 80036c0: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 80036c4: 2b01 cmp r3, #1 - 80036c6: d101 bne.n 80036cc - 80036c8: 2302 movs r3, #2 - 80036ca: e237 b.n 8003b3c - 80036cc: 68fb ldr r3, [r7, #12] - 80036ce: 2201 movs r2, #1 - 80036d0: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8003762: 68fb ldr r3, [r7, #12] + 8003764: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 8003768: 2b01 cmp r3, #1 + 800376a: d101 bne.n 8003770 + 800376c: 2302 movs r3, #2 + 800376e: e237 b.n 8003be0 + 8003770: 68fb ldr r3, [r7, #12] + 8003772: 2201 movs r2, #1 + 8003774: f883 203c strb.w r2, [r3, #60] @ 0x3c /* Check if the I2C is already enabled */ if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) - 80036d4: 68fb ldr r3, [r7, #12] - 80036d6: 681b ldr r3, [r3, #0] - 80036d8: 681b ldr r3, [r3, #0] - 80036da: f003 0301 and.w r3, r3, #1 - 80036de: 2b01 cmp r3, #1 - 80036e0: d007 beq.n 80036f2 + 8003778: 68fb ldr r3, [r7, #12] + 800377a: 681b ldr r3, [r3, #0] + 800377c: 681b ldr r3, [r3, #0] + 800377e: f003 0301 and.w r3, r3, #1 + 8003782: 2b01 cmp r3, #1 + 8003784: d007 beq.n 8003796 { /* Enable I2C peripheral */ __HAL_I2C_ENABLE(hi2c); - 80036e2: 68fb ldr r3, [r7, #12] - 80036e4: 681b ldr r3, [r3, #0] - 80036e6: 681a ldr r2, [r3, #0] - 80036e8: 68fb ldr r3, [r7, #12] - 80036ea: 681b ldr r3, [r3, #0] - 80036ec: f042 0201 orr.w r2, r2, #1 - 80036f0: 601a str r2, [r3, #0] + 8003786: 68fb ldr r3, [r7, #12] + 8003788: 681b ldr r3, [r3, #0] + 800378a: 681a ldr r2, [r3, #0] + 800378c: 68fb ldr r3, [r7, #12] + 800378e: 681b ldr r3, [r3, #0] + 8003790: f042 0201 orr.w r2, r2, #1 + 8003794: 601a str r2, [r3, #0] } /* Disable Pos */ CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS); - 80036f2: 68fb ldr r3, [r7, #12] - 80036f4: 681b ldr r3, [r3, #0] - 80036f6: 681a ldr r2, [r3, #0] - 80036f8: 68fb ldr r3, [r7, #12] - 80036fa: 681b ldr r3, [r3, #0] - 80036fc: f422 6200 bic.w r2, r2, #2048 @ 0x800 - 8003700: 601a str r2, [r3, #0] + 8003796: 68fb ldr r3, [r7, #12] + 8003798: 681b ldr r3, [r3, #0] + 800379a: 681a ldr r2, [r3, #0] + 800379c: 68fb ldr r3, [r7, #12] + 800379e: 681b ldr r3, [r3, #0] + 80037a0: f422 6200 bic.w r2, r2, #2048 @ 0x800 + 80037a4: 601a str r2, [r3, #0] hi2c->State = HAL_I2C_STATE_BUSY_RX; - 8003702: 68fb ldr r3, [r7, #12] - 8003704: 2222 movs r2, #34 @ 0x22 - 8003706: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80037a6: 68fb ldr r3, [r7, #12] + 80037a8: 2222 movs r2, #34 @ 0x22 + 80037aa: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_MASTER; - 800370a: 68fb ldr r3, [r7, #12] - 800370c: 2210 movs r2, #16 - 800370e: f883 203e strb.w r2, [r3, #62] @ 0x3e + 80037ae: 68fb ldr r3, [r7, #12] + 80037b0: 2210 movs r2, #16 + 80037b2: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode = HAL_I2C_ERROR_NONE; - 8003712: 68fb ldr r3, [r7, #12] - 8003714: 2200 movs r2, #0 - 8003716: 641a str r2, [r3, #64] @ 0x40 + 80037b6: 68fb ldr r3, [r7, #12] + 80037b8: 2200 movs r2, #0 + 80037ba: 641a str r2, [r3, #64] @ 0x40 /* Prepare transfer parameters */ hi2c->pBuffPtr = pData; - 8003718: 68fb ldr r3, [r7, #12] - 800371a: 687a ldr r2, [r7, #4] - 800371c: 625a str r2, [r3, #36] @ 0x24 + 80037bc: 68fb ldr r3, [r7, #12] + 80037be: 687a ldr r2, [r7, #4] + 80037c0: 625a str r2, [r3, #36] @ 0x24 hi2c->XferCount = Size; - 800371e: 68fb ldr r3, [r7, #12] - 8003720: 893a ldrh r2, [r7, #8] - 8003722: 855a strh r2, [r3, #42] @ 0x2a + 80037c2: 68fb ldr r3, [r7, #12] + 80037c4: 893a ldrh r2, [r7, #8] + 80037c6: 855a strh r2, [r3, #42] @ 0x2a hi2c->XferSize = hi2c->XferCount; - 8003724: 68fb ldr r3, [r7, #12] - 8003726: 8d5b ldrh r3, [r3, #42] @ 0x2a - 8003728: b29a uxth r2, r3 - 800372a: 68fb ldr r3, [r7, #12] - 800372c: 851a strh r2, [r3, #40] @ 0x28 + 80037c8: 68fb ldr r3, [r7, #12] + 80037ca: 8d5b ldrh r3, [r3, #42] @ 0x2a + 80037cc: b29a uxth r2, r3 + 80037ce: 68fb ldr r3, [r7, #12] + 80037d0: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferOptions = I2C_NO_OPTION_FRAME; - 800372e: 68fb ldr r3, [r7, #12] - 8003730: 4a5f ldr r2, [pc, #380] @ (80038b0 ) - 8003732: 62da str r2, [r3, #44] @ 0x2c + 80037d2: 68fb ldr r3, [r7, #12] + 80037d4: 4a5f ldr r2, [pc, #380] @ (8003954 ) + 80037d6: 62da str r2, [r3, #44] @ 0x2c /* Send Slave Address */ if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK) - 8003734: 8979 ldrh r1, [r7, #10] - 8003736: 6a7b ldr r3, [r7, #36] @ 0x24 - 8003738: 6b3a ldr r2, [r7, #48] @ 0x30 - 800373a: 68f8 ldr r0, [r7, #12] - 800373c: f000 fa8a bl 8003c54 - 8003740: 4603 mov r3, r0 - 8003742: 2b00 cmp r3, #0 - 8003744: d001 beq.n 800374a + 80037d8: 8979 ldrh r1, [r7, #10] + 80037da: 6a7b ldr r3, [r7, #36] @ 0x24 + 80037dc: 6b3a ldr r2, [r7, #48] @ 0x30 + 80037de: 68f8 ldr r0, [r7, #12] + 80037e0: f000 fa8a bl 8003cf8 + 80037e4: 4603 mov r3, r0 + 80037e6: 2b00 cmp r3, #0 + 80037e8: d001 beq.n 80037ee { return HAL_ERROR; - 8003746: 2301 movs r3, #1 - 8003748: e1f8 b.n 8003b3c + 80037ea: 2301 movs r3, #1 + 80037ec: e1f8 b.n 8003be0 } if (hi2c->XferSize == 0U) - 800374a: 68fb ldr r3, [r7, #12] - 800374c: 8d1b ldrh r3, [r3, #40] @ 0x28 - 800374e: 2b00 cmp r3, #0 - 8003750: d113 bne.n 800377a + 80037ee: 68fb ldr r3, [r7, #12] + 80037f0: 8d1b ldrh r3, [r3, #40] @ 0x28 + 80037f2: 2b00 cmp r3, #0 + 80037f4: d113 bne.n 800381e { /* Clear ADDR flag */ __HAL_I2C_CLEAR_ADDRFLAG(hi2c); - 8003752: 2300 movs r3, #0 - 8003754: 61fb str r3, [r7, #28] - 8003756: 68fb ldr r3, [r7, #12] - 8003758: 681b ldr r3, [r3, #0] - 800375a: 695b ldr r3, [r3, #20] - 800375c: 61fb str r3, [r7, #28] - 800375e: 68fb ldr r3, [r7, #12] - 8003760: 681b ldr r3, [r3, #0] - 8003762: 699b ldr r3, [r3, #24] - 8003764: 61fb str r3, [r7, #28] - 8003766: 69fb ldr r3, [r7, #28] + 80037f6: 2300 movs r3, #0 + 80037f8: 61fb str r3, [r7, #28] + 80037fa: 68fb ldr r3, [r7, #12] + 80037fc: 681b ldr r3, [r3, #0] + 80037fe: 695b ldr r3, [r3, #20] + 8003800: 61fb str r3, [r7, #28] + 8003802: 68fb ldr r3, [r7, #12] + 8003804: 681b ldr r3, [r3, #0] + 8003806: 699b ldr r3, [r3, #24] + 8003808: 61fb str r3, [r7, #28] + 800380a: 69fb ldr r3, [r7, #28] /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 8003768: 68fb ldr r3, [r7, #12] - 800376a: 681b ldr r3, [r3, #0] - 800376c: 681a ldr r2, [r3, #0] - 800376e: 68fb ldr r3, [r7, #12] - 8003770: 681b ldr r3, [r3, #0] - 8003772: f442 7200 orr.w r2, r2, #512 @ 0x200 - 8003776: 601a str r2, [r3, #0] - 8003778: e1cc b.n 8003b14 + 800380c: 68fb ldr r3, [r7, #12] + 800380e: 681b ldr r3, [r3, #0] + 8003810: 681a ldr r2, [r3, #0] + 8003812: 68fb ldr r3, [r7, #12] + 8003814: 681b ldr r3, [r3, #0] + 8003816: f442 7200 orr.w r2, r2, #512 @ 0x200 + 800381a: 601a str r2, [r3, #0] + 800381c: e1cc b.n 8003bb8 } else if (hi2c->XferSize == 1U) - 800377a: 68fb ldr r3, [r7, #12] - 800377c: 8d1b ldrh r3, [r3, #40] @ 0x28 - 800377e: 2b01 cmp r3, #1 - 8003780: d11e bne.n 80037c0 + 800381e: 68fb ldr r3, [r7, #12] + 8003820: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003822: 2b01 cmp r3, #1 + 8003824: d11e bne.n 8003864 { /* Disable Acknowledge */ CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK); - 8003782: 68fb ldr r3, [r7, #12] - 8003784: 681b ldr r3, [r3, #0] - 8003786: 681a ldr r2, [r3, #0] - 8003788: 68fb ldr r3, [r7, #12] - 800378a: 681b ldr r3, [r3, #0] - 800378c: f422 6280 bic.w r2, r2, #1024 @ 0x400 - 8003790: 601a str r2, [r3, #0] + 8003826: 68fb ldr r3, [r7, #12] + 8003828: 681b ldr r3, [r3, #0] + 800382a: 681a ldr r2, [r3, #0] + 800382c: 68fb ldr r3, [r7, #12] + 800382e: 681b ldr r3, [r3, #0] + 8003830: f422 6280 bic.w r2, r2, #1024 @ 0x400 + 8003834: 601a str r2, [r3, #0] __ASM volatile ("cpsid i" : : : "memory"); - 8003792: b672 cpsid i + 8003836: b672 cpsid i } - 8003794: bf00 nop + 8003838: bf00 nop /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3 software sequence must complete before the current byte end of transfer */ __disable_irq(); /* Clear ADDR flag */ __HAL_I2C_CLEAR_ADDRFLAG(hi2c); - 8003796: 2300 movs r3, #0 - 8003798: 61bb str r3, [r7, #24] - 800379a: 68fb ldr r3, [r7, #12] - 800379c: 681b ldr r3, [r3, #0] - 800379e: 695b ldr r3, [r3, #20] - 80037a0: 61bb str r3, [r7, #24] - 80037a2: 68fb ldr r3, [r7, #12] - 80037a4: 681b ldr r3, [r3, #0] - 80037a6: 699b ldr r3, [r3, #24] - 80037a8: 61bb str r3, [r7, #24] - 80037aa: 69bb ldr r3, [r7, #24] + 800383a: 2300 movs r3, #0 + 800383c: 61bb str r3, [r7, #24] + 800383e: 68fb ldr r3, [r7, #12] + 8003840: 681b ldr r3, [r3, #0] + 8003842: 695b ldr r3, [r3, #20] + 8003844: 61bb str r3, [r7, #24] + 8003846: 68fb ldr r3, [r7, #12] + 8003848: 681b ldr r3, [r3, #0] + 800384a: 699b ldr r3, [r3, #24] + 800384c: 61bb str r3, [r7, #24] + 800384e: 69bb ldr r3, [r7, #24] /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 80037ac: 68fb ldr r3, [r7, #12] - 80037ae: 681b ldr r3, [r3, #0] - 80037b0: 681a ldr r2, [r3, #0] - 80037b2: 68fb ldr r3, [r7, #12] - 80037b4: 681b ldr r3, [r3, #0] - 80037b6: f442 7200 orr.w r2, r2, #512 @ 0x200 - 80037ba: 601a str r2, [r3, #0] + 8003850: 68fb ldr r3, [r7, #12] + 8003852: 681b ldr r3, [r3, #0] + 8003854: 681a ldr r2, [r3, #0] + 8003856: 68fb ldr r3, [r7, #12] + 8003858: 681b ldr r3, [r3, #0] + 800385a: f442 7200 orr.w r2, r2, #512 @ 0x200 + 800385e: 601a str r2, [r3, #0] __ASM volatile ("cpsie i" : : : "memory"); - 80037bc: b662 cpsie i + 8003860: b662 cpsie i } - 80037be: e035 b.n 800382c + 8003862: e035 b.n 80038d0 /* Re-enable IRQs */ __enable_irq(); } else if (hi2c->XferSize == 2U) - 80037c0: 68fb ldr r3, [r7, #12] - 80037c2: 8d1b ldrh r3, [r3, #40] @ 0x28 - 80037c4: 2b02 cmp r3, #2 - 80037c6: d11e bne.n 8003806 + 8003864: 68fb ldr r3, [r7, #12] + 8003866: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003868: 2b02 cmp r3, #2 + 800386a: d11e bne.n 80038aa { /* Enable Pos */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS); - 80037c8: 68fb ldr r3, [r7, #12] - 80037ca: 681b ldr r3, [r3, #0] - 80037cc: 681a ldr r2, [r3, #0] - 80037ce: 68fb ldr r3, [r7, #12] - 80037d0: 681b ldr r3, [r3, #0] - 80037d2: f442 6200 orr.w r2, r2, #2048 @ 0x800 - 80037d6: 601a str r2, [r3, #0] + 800386c: 68fb ldr r3, [r7, #12] + 800386e: 681b ldr r3, [r3, #0] + 8003870: 681a ldr r2, [r3, #0] + 8003872: 68fb ldr r3, [r7, #12] + 8003874: 681b ldr r3, [r3, #0] + 8003876: f442 6200 orr.w r2, r2, #2048 @ 0x800 + 800387a: 601a str r2, [r3, #0] __ASM volatile ("cpsid i" : : : "memory"); - 80037d8: b672 cpsid i + 800387c: b672 cpsid i } - 80037da: bf00 nop + 800387e: bf00 nop /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3 software sequence must complete before the current byte end of transfer */ __disable_irq(); /* Clear ADDR flag */ __HAL_I2C_CLEAR_ADDRFLAG(hi2c); - 80037dc: 2300 movs r3, #0 - 80037de: 617b str r3, [r7, #20] - 80037e0: 68fb ldr r3, [r7, #12] - 80037e2: 681b ldr r3, [r3, #0] - 80037e4: 695b ldr r3, [r3, #20] - 80037e6: 617b str r3, [r7, #20] - 80037e8: 68fb ldr r3, [r7, #12] - 80037ea: 681b ldr r3, [r3, #0] - 80037ec: 699b ldr r3, [r3, #24] - 80037ee: 617b str r3, [r7, #20] - 80037f0: 697b ldr r3, [r7, #20] + 8003880: 2300 movs r3, #0 + 8003882: 617b str r3, [r7, #20] + 8003884: 68fb ldr r3, [r7, #12] + 8003886: 681b ldr r3, [r3, #0] + 8003888: 695b ldr r3, [r3, #20] + 800388a: 617b str r3, [r7, #20] + 800388c: 68fb ldr r3, [r7, #12] + 800388e: 681b ldr r3, [r3, #0] + 8003890: 699b ldr r3, [r3, #24] + 8003892: 617b str r3, [r7, #20] + 8003894: 697b ldr r3, [r7, #20] /* Disable Acknowledge */ CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK); - 80037f2: 68fb ldr r3, [r7, #12] - 80037f4: 681b ldr r3, [r3, #0] - 80037f6: 681a ldr r2, [r3, #0] - 80037f8: 68fb ldr r3, [r7, #12] - 80037fa: 681b ldr r3, [r3, #0] - 80037fc: f422 6280 bic.w r2, r2, #1024 @ 0x400 - 8003800: 601a str r2, [r3, #0] + 8003896: 68fb ldr r3, [r7, #12] + 8003898: 681b ldr r3, [r3, #0] + 800389a: 681a ldr r2, [r3, #0] + 800389c: 68fb ldr r3, [r7, #12] + 800389e: 681b ldr r3, [r3, #0] + 80038a0: f422 6280 bic.w r2, r2, #1024 @ 0x400 + 80038a4: 601a str r2, [r3, #0] __ASM volatile ("cpsie i" : : : "memory"); - 8003802: b662 cpsie i + 80038a6: b662 cpsie i } - 8003804: e012 b.n 800382c + 80038a8: e012 b.n 80038d0 __enable_irq(); } else { /* Enable Acknowledge */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK); - 8003806: 68fb ldr r3, [r7, #12] - 8003808: 681b ldr r3, [r3, #0] - 800380a: 681a ldr r2, [r3, #0] - 800380c: 68fb ldr r3, [r7, #12] - 800380e: 681b ldr r3, [r3, #0] - 8003810: f442 6280 orr.w r2, r2, #1024 @ 0x400 - 8003814: 601a str r2, [r3, #0] + 80038aa: 68fb ldr r3, [r7, #12] + 80038ac: 681b ldr r3, [r3, #0] + 80038ae: 681a ldr r2, [r3, #0] + 80038b0: 68fb ldr r3, [r7, #12] + 80038b2: 681b ldr r3, [r3, #0] + 80038b4: f442 6280 orr.w r2, r2, #1024 @ 0x400 + 80038b8: 601a str r2, [r3, #0] /* Clear ADDR flag */ __HAL_I2C_CLEAR_ADDRFLAG(hi2c); - 8003816: 2300 movs r3, #0 - 8003818: 613b str r3, [r7, #16] - 800381a: 68fb ldr r3, [r7, #12] - 800381c: 681b ldr r3, [r3, #0] - 800381e: 695b ldr r3, [r3, #20] - 8003820: 613b str r3, [r7, #16] - 8003822: 68fb ldr r3, [r7, #12] - 8003824: 681b ldr r3, [r3, #0] - 8003826: 699b ldr r3, [r3, #24] - 8003828: 613b str r3, [r7, #16] - 800382a: 693b ldr r3, [r7, #16] + 80038ba: 2300 movs r3, #0 + 80038bc: 613b str r3, [r7, #16] + 80038be: 68fb ldr r3, [r7, #12] + 80038c0: 681b ldr r3, [r3, #0] + 80038c2: 695b ldr r3, [r3, #20] + 80038c4: 613b str r3, [r7, #16] + 80038c6: 68fb ldr r3, [r7, #12] + 80038c8: 681b ldr r3, [r3, #0] + 80038ca: 699b ldr r3, [r3, #24] + 80038cc: 613b str r3, [r7, #16] + 80038ce: 693b ldr r3, [r7, #16] } while (hi2c->XferSize > 0U) - 800382c: e172 b.n 8003b14 + 80038d0: e172 b.n 8003bb8 { if (hi2c->XferSize <= 3U) - 800382e: 68fb ldr r3, [r7, #12] - 8003830: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003832: 2b03 cmp r3, #3 - 8003834: f200 811f bhi.w 8003a76 + 80038d2: 68fb ldr r3, [r7, #12] + 80038d4: 8d1b ldrh r3, [r3, #40] @ 0x28 + 80038d6: 2b03 cmp r3, #3 + 80038d8: f200 811f bhi.w 8003b1a { /* One byte */ if (hi2c->XferSize == 1U) - 8003838: 68fb ldr r3, [r7, #12] - 800383a: 8d1b ldrh r3, [r3, #40] @ 0x28 - 800383c: 2b01 cmp r3, #1 - 800383e: d123 bne.n 8003888 + 80038dc: 68fb ldr r3, [r7, #12] + 80038de: 8d1b ldrh r3, [r3, #40] @ 0x28 + 80038e0: 2b01 cmp r3, #1 + 80038e2: d123 bne.n 800392c { /* Wait until RXNE flag is set */ if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) - 8003840: 6a7a ldr r2, [r7, #36] @ 0x24 - 8003842: 6b39 ldr r1, [r7, #48] @ 0x30 - 8003844: 68f8 ldr r0, [r7, #12] - 8003846: f000 fc7d bl 8004144 - 800384a: 4603 mov r3, r0 - 800384c: 2b00 cmp r3, #0 - 800384e: d001 beq.n 8003854 + 80038e4: 6a7a ldr r2, [r7, #36] @ 0x24 + 80038e6: 6b39 ldr r1, [r7, #48] @ 0x30 + 80038e8: 68f8 ldr r0, [r7, #12] + 80038ea: f000 fc7d bl 80041e8 + 80038ee: 4603 mov r3, r0 + 80038f0: 2b00 cmp r3, #0 + 80038f2: d001 beq.n 80038f8 { return HAL_ERROR; - 8003850: 2301 movs r3, #1 - 8003852: e173 b.n 8003b3c + 80038f4: 2301 movs r3, #1 + 80038f6: e173 b.n 8003be0 } /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 8003854: 68fb ldr r3, [r7, #12] - 8003856: 681b ldr r3, [r3, #0] - 8003858: 691a ldr r2, [r3, #16] - 800385a: 68fb ldr r3, [r7, #12] - 800385c: 6a5b ldr r3, [r3, #36] @ 0x24 - 800385e: b2d2 uxtb r2, r2 - 8003860: 701a strb r2, [r3, #0] + 80038f8: 68fb ldr r3, [r7, #12] + 80038fa: 681b ldr r3, [r3, #0] + 80038fc: 691a ldr r2, [r3, #16] + 80038fe: 68fb ldr r3, [r7, #12] + 8003900: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003902: b2d2 uxtb r2, r2 + 8003904: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 8003862: 68fb ldr r3, [r7, #12] - 8003864: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003866: 1c5a adds r2, r3, #1 - 8003868: 68fb ldr r3, [r7, #12] - 800386a: 625a str r2, [r3, #36] @ 0x24 + 8003906: 68fb ldr r3, [r7, #12] + 8003908: 6a5b ldr r3, [r3, #36] @ 0x24 + 800390a: 1c5a adds r2, r3, #1 + 800390c: 68fb ldr r3, [r7, #12] + 800390e: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 800386c: 68fb ldr r3, [r7, #12] - 800386e: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003870: 3b01 subs r3, #1 - 8003872: b29a uxth r2, r3 - 8003874: 68fb ldr r3, [r7, #12] - 8003876: 851a strh r2, [r3, #40] @ 0x28 + 8003910: 68fb ldr r3, [r7, #12] + 8003912: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003914: 3b01 subs r3, #1 + 8003916: b29a uxth r2, r3 + 8003918: 68fb ldr r3, [r7, #12] + 800391a: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 8003878: 68fb ldr r3, [r7, #12] - 800387a: 8d5b ldrh r3, [r3, #42] @ 0x2a - 800387c: b29b uxth r3, r3 - 800387e: 3b01 subs r3, #1 - 8003880: b29a uxth r2, r3 - 8003882: 68fb ldr r3, [r7, #12] - 8003884: 855a strh r2, [r3, #42] @ 0x2a - 8003886: e145 b.n 8003b14 + 800391c: 68fb ldr r3, [r7, #12] + 800391e: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003920: b29b uxth r3, r3 + 8003922: 3b01 subs r3, #1 + 8003924: b29a uxth r2, r3 + 8003926: 68fb ldr r3, [r7, #12] + 8003928: 855a strh r2, [r3, #42] @ 0x2a + 800392a: e145 b.n 8003bb8 } /* Two bytes */ else if (hi2c->XferSize == 2U) - 8003888: 68fb ldr r3, [r7, #12] - 800388a: 8d1b ldrh r3, [r3, #40] @ 0x28 - 800388c: 2b02 cmp r3, #2 - 800388e: d152 bne.n 8003936 + 800392c: 68fb ldr r3, [r7, #12] + 800392e: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003930: 2b02 cmp r3, #2 + 8003932: d152 bne.n 80039da { /* Wait until BTF flag is set */ if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) - 8003890: 6a7b ldr r3, [r7, #36] @ 0x24 - 8003892: 9300 str r3, [sp, #0] - 8003894: 6b3b ldr r3, [r7, #48] @ 0x30 - 8003896: 2200 movs r2, #0 - 8003898: 4906 ldr r1, [pc, #24] @ (80038b4 ) - 800389a: 68f8 ldr r0, [r7, #12] - 800389c: f000 faa8 bl 8003df0 - 80038a0: 4603 mov r3, r0 - 80038a2: 2b00 cmp r3, #0 - 80038a4: d008 beq.n 80038b8 + 8003934: 6a7b ldr r3, [r7, #36] @ 0x24 + 8003936: 9300 str r3, [sp, #0] + 8003938: 6b3b ldr r3, [r7, #48] @ 0x30 + 800393a: 2200 movs r2, #0 + 800393c: 4906 ldr r1, [pc, #24] @ (8003958 ) + 800393e: 68f8 ldr r0, [r7, #12] + 8003940: f000 faa8 bl 8003e94 + 8003944: 4603 mov r3, r0 + 8003946: 2b00 cmp r3, #0 + 8003948: d008 beq.n 800395c { return HAL_ERROR; - 80038a6: 2301 movs r3, #1 - 80038a8: e148 b.n 8003b3c - 80038aa: bf00 nop - 80038ac: 00100002 .word 0x00100002 - 80038b0: ffff0000 .word 0xffff0000 - 80038b4: 00010004 .word 0x00010004 + 800394a: 2301 movs r3, #1 + 800394c: e148 b.n 8003be0 + 800394e: bf00 nop + 8003950: 00100002 .word 0x00100002 + 8003954: ffff0000 .word 0xffff0000 + 8003958: 00010004 .word 0x00010004 __ASM volatile ("cpsid i" : : : "memory"); - 80038b8: b672 cpsid i + 800395c: b672 cpsid i } - 80038ba: bf00 nop + 800395e: bf00 nop /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3 software sequence must complete before the current byte end of transfer */ __disable_irq(); /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 80038bc: 68fb ldr r3, [r7, #12] - 80038be: 681b ldr r3, [r3, #0] - 80038c0: 681a ldr r2, [r3, #0] - 80038c2: 68fb ldr r3, [r7, #12] - 80038c4: 681b ldr r3, [r3, #0] - 80038c6: f442 7200 orr.w r2, r2, #512 @ 0x200 - 80038ca: 601a str r2, [r3, #0] + 8003960: 68fb ldr r3, [r7, #12] + 8003962: 681b ldr r3, [r3, #0] + 8003964: 681a ldr r2, [r3, #0] + 8003966: 68fb ldr r3, [r7, #12] + 8003968: 681b ldr r3, [r3, #0] + 800396a: f442 7200 orr.w r2, r2, #512 @ 0x200 + 800396e: 601a str r2, [r3, #0] /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 80038cc: 68fb ldr r3, [r7, #12] - 80038ce: 681b ldr r3, [r3, #0] - 80038d0: 691a ldr r2, [r3, #16] - 80038d2: 68fb ldr r3, [r7, #12] - 80038d4: 6a5b ldr r3, [r3, #36] @ 0x24 - 80038d6: b2d2 uxtb r2, r2 - 80038d8: 701a strb r2, [r3, #0] + 8003970: 68fb ldr r3, [r7, #12] + 8003972: 681b ldr r3, [r3, #0] + 8003974: 691a ldr r2, [r3, #16] + 8003976: 68fb ldr r3, [r7, #12] + 8003978: 6a5b ldr r3, [r3, #36] @ 0x24 + 800397a: b2d2 uxtb r2, r2 + 800397c: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 80038da: 68fb ldr r3, [r7, #12] - 80038dc: 6a5b ldr r3, [r3, #36] @ 0x24 - 80038de: 1c5a adds r2, r3, #1 - 80038e0: 68fb ldr r3, [r7, #12] - 80038e2: 625a str r2, [r3, #36] @ 0x24 + 800397e: 68fb ldr r3, [r7, #12] + 8003980: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003982: 1c5a adds r2, r3, #1 + 8003984: 68fb ldr r3, [r7, #12] + 8003986: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 80038e4: 68fb ldr r3, [r7, #12] - 80038e6: 8d1b ldrh r3, [r3, #40] @ 0x28 - 80038e8: 3b01 subs r3, #1 - 80038ea: b29a uxth r2, r3 - 80038ec: 68fb ldr r3, [r7, #12] - 80038ee: 851a strh r2, [r3, #40] @ 0x28 + 8003988: 68fb ldr r3, [r7, #12] + 800398a: 8d1b ldrh r3, [r3, #40] @ 0x28 + 800398c: 3b01 subs r3, #1 + 800398e: b29a uxth r2, r3 + 8003990: 68fb ldr r3, [r7, #12] + 8003992: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 80038f0: 68fb ldr r3, [r7, #12] - 80038f2: 8d5b ldrh r3, [r3, #42] @ 0x2a - 80038f4: b29b uxth r3, r3 - 80038f6: 3b01 subs r3, #1 - 80038f8: b29a uxth r2, r3 - 80038fa: 68fb ldr r3, [r7, #12] - 80038fc: 855a strh r2, [r3, #42] @ 0x2a + 8003994: 68fb ldr r3, [r7, #12] + 8003996: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003998: b29b uxth r3, r3 + 800399a: 3b01 subs r3, #1 + 800399c: b29a uxth r2, r3 + 800399e: 68fb ldr r3, [r7, #12] + 80039a0: 855a strh r2, [r3, #42] @ 0x2a __ASM volatile ("cpsie i" : : : "memory"); - 80038fe: b662 cpsie i + 80039a2: b662 cpsie i } - 8003900: bf00 nop + 80039a4: bf00 nop /* Re-enable IRQs */ __enable_irq(); /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 8003902: 68fb ldr r3, [r7, #12] - 8003904: 681b ldr r3, [r3, #0] - 8003906: 691a ldr r2, [r3, #16] - 8003908: 68fb ldr r3, [r7, #12] - 800390a: 6a5b ldr r3, [r3, #36] @ 0x24 - 800390c: b2d2 uxtb r2, r2 - 800390e: 701a strb r2, [r3, #0] + 80039a6: 68fb ldr r3, [r7, #12] + 80039a8: 681b ldr r3, [r3, #0] + 80039aa: 691a ldr r2, [r3, #16] + 80039ac: 68fb ldr r3, [r7, #12] + 80039ae: 6a5b ldr r3, [r3, #36] @ 0x24 + 80039b0: b2d2 uxtb r2, r2 + 80039b2: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 8003910: 68fb ldr r3, [r7, #12] - 8003912: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003914: 1c5a adds r2, r3, #1 - 8003916: 68fb ldr r3, [r7, #12] - 8003918: 625a str r2, [r3, #36] @ 0x24 + 80039b4: 68fb ldr r3, [r7, #12] + 80039b6: 6a5b ldr r3, [r3, #36] @ 0x24 + 80039b8: 1c5a adds r2, r3, #1 + 80039ba: 68fb ldr r3, [r7, #12] + 80039bc: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 800391a: 68fb ldr r3, [r7, #12] - 800391c: 8d1b ldrh r3, [r3, #40] @ 0x28 - 800391e: 3b01 subs r3, #1 - 8003920: b29a uxth r2, r3 - 8003922: 68fb ldr r3, [r7, #12] - 8003924: 851a strh r2, [r3, #40] @ 0x28 + 80039be: 68fb ldr r3, [r7, #12] + 80039c0: 8d1b ldrh r3, [r3, #40] @ 0x28 + 80039c2: 3b01 subs r3, #1 + 80039c4: b29a uxth r2, r3 + 80039c6: 68fb ldr r3, [r7, #12] + 80039c8: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 8003926: 68fb ldr r3, [r7, #12] - 8003928: 8d5b ldrh r3, [r3, #42] @ 0x2a - 800392a: b29b uxth r3, r3 - 800392c: 3b01 subs r3, #1 - 800392e: b29a uxth r2, r3 - 8003930: 68fb ldr r3, [r7, #12] - 8003932: 855a strh r2, [r3, #42] @ 0x2a - 8003934: e0ee b.n 8003b14 + 80039ca: 68fb ldr r3, [r7, #12] + 80039cc: 8d5b ldrh r3, [r3, #42] @ 0x2a + 80039ce: b29b uxth r3, r3 + 80039d0: 3b01 subs r3, #1 + 80039d2: b29a uxth r2, r3 + 80039d4: 68fb ldr r3, [r7, #12] + 80039d6: 855a strh r2, [r3, #42] @ 0x2a + 80039d8: e0ee b.n 8003bb8 } /* 3 Last bytes */ else { /* Wait until BTF flag is set */ if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) - 8003936: 6a7b ldr r3, [r7, #36] @ 0x24 - 8003938: 9300 str r3, [sp, #0] - 800393a: 6b3b ldr r3, [r7, #48] @ 0x30 - 800393c: 2200 movs r2, #0 - 800393e: 4981 ldr r1, [pc, #516] @ (8003b44 ) - 8003940: 68f8 ldr r0, [r7, #12] - 8003942: f000 fa55 bl 8003df0 - 8003946: 4603 mov r3, r0 - 8003948: 2b00 cmp r3, #0 - 800394a: d001 beq.n 8003950 + 80039da: 6a7b ldr r3, [r7, #36] @ 0x24 + 80039dc: 9300 str r3, [sp, #0] + 80039de: 6b3b ldr r3, [r7, #48] @ 0x30 + 80039e0: 2200 movs r2, #0 + 80039e2: 4981 ldr r1, [pc, #516] @ (8003be8 ) + 80039e4: 68f8 ldr r0, [r7, #12] + 80039e6: f000 fa55 bl 8003e94 + 80039ea: 4603 mov r3, r0 + 80039ec: 2b00 cmp r3, #0 + 80039ee: d001 beq.n 80039f4 { return HAL_ERROR; - 800394c: 2301 movs r3, #1 - 800394e: e0f5 b.n 8003b3c + 80039f0: 2301 movs r3, #1 + 80039f2: e0f5 b.n 8003be0 } /* Disable Acknowledge */ CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK); - 8003950: 68fb ldr r3, [r7, #12] - 8003952: 681b ldr r3, [r3, #0] - 8003954: 681a ldr r2, [r3, #0] - 8003956: 68fb ldr r3, [r7, #12] - 8003958: 681b ldr r3, [r3, #0] - 800395a: f422 6280 bic.w r2, r2, #1024 @ 0x400 - 800395e: 601a str r2, [r3, #0] + 80039f4: 68fb ldr r3, [r7, #12] + 80039f6: 681b ldr r3, [r3, #0] + 80039f8: 681a ldr r2, [r3, #0] + 80039fa: 68fb ldr r3, [r7, #12] + 80039fc: 681b ldr r3, [r3, #0] + 80039fe: f422 6280 bic.w r2, r2, #1024 @ 0x400 + 8003a02: 601a str r2, [r3, #0] __ASM volatile ("cpsid i" : : : "memory"); - 8003960: b672 cpsid i + 8003a04: b672 cpsid i } - 8003962: bf00 nop + 8003a06: bf00 nop /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3 software sequence must complete before the current byte end of transfer */ __disable_irq(); /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 8003964: 68fb ldr r3, [r7, #12] - 8003966: 681b ldr r3, [r3, #0] - 8003968: 691a ldr r2, [r3, #16] - 800396a: 68fb ldr r3, [r7, #12] - 800396c: 6a5b ldr r3, [r3, #36] @ 0x24 - 800396e: b2d2 uxtb r2, r2 - 8003970: 701a strb r2, [r3, #0] + 8003a08: 68fb ldr r3, [r7, #12] + 8003a0a: 681b ldr r3, [r3, #0] + 8003a0c: 691a ldr r2, [r3, #16] + 8003a0e: 68fb ldr r3, [r7, #12] + 8003a10: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003a12: b2d2 uxtb r2, r2 + 8003a14: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 8003972: 68fb ldr r3, [r7, #12] - 8003974: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003976: 1c5a adds r2, r3, #1 - 8003978: 68fb ldr r3, [r7, #12] - 800397a: 625a str r2, [r3, #36] @ 0x24 + 8003a16: 68fb ldr r3, [r7, #12] + 8003a18: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003a1a: 1c5a adds r2, r3, #1 + 8003a1c: 68fb ldr r3, [r7, #12] + 8003a1e: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 800397c: 68fb ldr r3, [r7, #12] - 800397e: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003980: 3b01 subs r3, #1 - 8003982: b29a uxth r2, r3 - 8003984: 68fb ldr r3, [r7, #12] - 8003986: 851a strh r2, [r3, #40] @ 0x28 + 8003a20: 68fb ldr r3, [r7, #12] + 8003a22: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003a24: 3b01 subs r3, #1 + 8003a26: b29a uxth r2, r3 + 8003a28: 68fb ldr r3, [r7, #12] + 8003a2a: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 8003988: 68fb ldr r3, [r7, #12] - 800398a: 8d5b ldrh r3, [r3, #42] @ 0x2a - 800398c: b29b uxth r3, r3 - 800398e: 3b01 subs r3, #1 - 8003990: b29a uxth r2, r3 - 8003992: 68fb ldr r3, [r7, #12] - 8003994: 855a strh r2, [r3, #42] @ 0x2a + 8003a2c: 68fb ldr r3, [r7, #12] + 8003a2e: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003a30: b29b uxth r3, r3 + 8003a32: 3b01 subs r3, #1 + 8003a34: b29a uxth r2, r3 + 8003a36: 68fb ldr r3, [r7, #12] + 8003a38: 855a strh r2, [r3, #42] @ 0x2a /* Wait until BTF flag is set */ count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U); - 8003996: 4b6c ldr r3, [pc, #432] @ (8003b48 ) - 8003998: 681b ldr r3, [r3, #0] - 800399a: 08db lsrs r3, r3, #3 - 800399c: 4a6b ldr r2, [pc, #428] @ (8003b4c ) - 800399e: fba2 2303 umull r2, r3, r2, r3 - 80039a2: 0a1a lsrs r2, r3, #8 - 80039a4: 4613 mov r3, r2 - 80039a6: 009b lsls r3, r3, #2 - 80039a8: 4413 add r3, r2 - 80039aa: 00da lsls r2, r3, #3 - 80039ac: 1ad3 subs r3, r2, r3 - 80039ae: 623b str r3, [r7, #32] + 8003a3a: 4b6c ldr r3, [pc, #432] @ (8003bec ) + 8003a3c: 681b ldr r3, [r3, #0] + 8003a3e: 08db lsrs r3, r3, #3 + 8003a40: 4a6b ldr r2, [pc, #428] @ (8003bf0 ) + 8003a42: fba2 2303 umull r2, r3, r2, r3 + 8003a46: 0a1a lsrs r2, r3, #8 + 8003a48: 4613 mov r3, r2 + 8003a4a: 009b lsls r3, r3, #2 + 8003a4c: 4413 add r3, r2 + 8003a4e: 00da lsls r2, r3, #3 + 8003a50: 1ad3 subs r3, r2, r3 + 8003a52: 623b str r3, [r7, #32] do { count--; - 80039b0: 6a3b ldr r3, [r7, #32] - 80039b2: 3b01 subs r3, #1 - 80039b4: 623b str r3, [r7, #32] + 8003a54: 6a3b ldr r3, [r7, #32] + 8003a56: 3b01 subs r3, #1 + 8003a58: 623b str r3, [r7, #32] if (count == 0U) - 80039b6: 6a3b ldr r3, [r7, #32] - 80039b8: 2b00 cmp r3, #0 - 80039ba: d118 bne.n 80039ee + 8003a5a: 6a3b ldr r3, [r7, #32] + 8003a5c: 2b00 cmp r3, #0 + 8003a5e: d118 bne.n 8003a92 { hi2c->PreviousState = I2C_STATE_NONE; - 80039bc: 68fb ldr r3, [r7, #12] - 80039be: 2200 movs r2, #0 - 80039c0: 631a str r2, [r3, #48] @ 0x30 + 8003a60: 68fb ldr r3, [r7, #12] + 8003a62: 2200 movs r2, #0 + 8003a64: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 80039c2: 68fb ldr r3, [r7, #12] - 80039c4: 2220 movs r2, #32 - 80039c6: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8003a66: 68fb ldr r3, [r7, #12] + 8003a68: 2220 movs r2, #32 + 8003a6a: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 80039ca: 68fb ldr r3, [r7, #12] - 80039cc: 2200 movs r2, #0 - 80039ce: f883 203e strb.w r2, [r3, #62] @ 0x3e + 8003a6e: 68fb ldr r3, [r7, #12] + 8003a70: 2200 movs r2, #0 + 8003a72: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; - 80039d2: 68fb ldr r3, [r7, #12] - 80039d4: 6c1b ldr r3, [r3, #64] @ 0x40 - 80039d6: f043 0220 orr.w r2, r3, #32 - 80039da: 68fb ldr r3, [r7, #12] - 80039dc: 641a str r2, [r3, #64] @ 0x40 + 8003a76: 68fb ldr r3, [r7, #12] + 8003a78: 6c1b ldr r3, [r3, #64] @ 0x40 + 8003a7a: f043 0220 orr.w r2, r3, #32 + 8003a7e: 68fb ldr r3, [r7, #12] + 8003a80: 641a str r2, [r3, #64] @ 0x40 __ASM volatile ("cpsie i" : : : "memory"); - 80039de: b662 cpsie i + 8003a82: b662 cpsie i } - 80039e0: bf00 nop + 8003a84: bf00 nop /* Re-enable IRQs */ __enable_irq(); /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 80039e2: 68fb ldr r3, [r7, #12] - 80039e4: 2200 movs r2, #0 - 80039e6: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8003a86: 68fb ldr r3, [r7, #12] + 8003a88: 2200 movs r2, #0 + 8003a8a: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 80039ea: 2301 movs r3, #1 - 80039ec: e0a6 b.n 8003b3c + 8003a8e: 2301 movs r3, #1 + 8003a90: e0a6 b.n 8003be0 } } while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET); - 80039ee: 68fb ldr r3, [r7, #12] - 80039f0: 681b ldr r3, [r3, #0] - 80039f2: 695b ldr r3, [r3, #20] - 80039f4: f003 0304 and.w r3, r3, #4 - 80039f8: 2b04 cmp r3, #4 - 80039fa: d1d9 bne.n 80039b0 + 8003a92: 68fb ldr r3, [r7, #12] + 8003a94: 681b ldr r3, [r3, #0] + 8003a96: 695b ldr r3, [r3, #20] + 8003a98: f003 0304 and.w r3, r3, #4 + 8003a9c: 2b04 cmp r3, #4 + 8003a9e: d1d9 bne.n 8003a54 /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 80039fc: 68fb ldr r3, [r7, #12] - 80039fe: 681b ldr r3, [r3, #0] - 8003a00: 681a ldr r2, [r3, #0] - 8003a02: 68fb ldr r3, [r7, #12] - 8003a04: 681b ldr r3, [r3, #0] - 8003a06: f442 7200 orr.w r2, r2, #512 @ 0x200 - 8003a0a: 601a str r2, [r3, #0] + 8003aa0: 68fb ldr r3, [r7, #12] + 8003aa2: 681b ldr r3, [r3, #0] + 8003aa4: 681a ldr r2, [r3, #0] + 8003aa6: 68fb ldr r3, [r7, #12] + 8003aa8: 681b ldr r3, [r3, #0] + 8003aaa: f442 7200 orr.w r2, r2, #512 @ 0x200 + 8003aae: 601a str r2, [r3, #0] /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 8003a0c: 68fb ldr r3, [r7, #12] - 8003a0e: 681b ldr r3, [r3, #0] - 8003a10: 691a ldr r2, [r3, #16] - 8003a12: 68fb ldr r3, [r7, #12] - 8003a14: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003a16: b2d2 uxtb r2, r2 - 8003a18: 701a strb r2, [r3, #0] + 8003ab0: 68fb ldr r3, [r7, #12] + 8003ab2: 681b ldr r3, [r3, #0] + 8003ab4: 691a ldr r2, [r3, #16] + 8003ab6: 68fb ldr r3, [r7, #12] + 8003ab8: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003aba: b2d2 uxtb r2, r2 + 8003abc: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 8003a1a: 68fb ldr r3, [r7, #12] - 8003a1c: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003a1e: 1c5a adds r2, r3, #1 - 8003a20: 68fb ldr r3, [r7, #12] - 8003a22: 625a str r2, [r3, #36] @ 0x24 + 8003abe: 68fb ldr r3, [r7, #12] + 8003ac0: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003ac2: 1c5a adds r2, r3, #1 + 8003ac4: 68fb ldr r3, [r7, #12] + 8003ac6: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 8003a24: 68fb ldr r3, [r7, #12] - 8003a26: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003a28: 3b01 subs r3, #1 - 8003a2a: b29a uxth r2, r3 - 8003a2c: 68fb ldr r3, [r7, #12] - 8003a2e: 851a strh r2, [r3, #40] @ 0x28 + 8003ac8: 68fb ldr r3, [r7, #12] + 8003aca: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003acc: 3b01 subs r3, #1 + 8003ace: b29a uxth r2, r3 + 8003ad0: 68fb ldr r3, [r7, #12] + 8003ad2: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 8003a30: 68fb ldr r3, [r7, #12] - 8003a32: 8d5b ldrh r3, [r3, #42] @ 0x2a - 8003a34: b29b uxth r3, r3 - 8003a36: 3b01 subs r3, #1 - 8003a38: b29a uxth r2, r3 - 8003a3a: 68fb ldr r3, [r7, #12] - 8003a3c: 855a strh r2, [r3, #42] @ 0x2a + 8003ad4: 68fb ldr r3, [r7, #12] + 8003ad6: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003ad8: b29b uxth r3, r3 + 8003ada: 3b01 subs r3, #1 + 8003adc: b29a uxth r2, r3 + 8003ade: 68fb ldr r3, [r7, #12] + 8003ae0: 855a strh r2, [r3, #42] @ 0x2a __ASM volatile ("cpsie i" : : : "memory"); - 8003a3e: b662 cpsie i + 8003ae2: b662 cpsie i } - 8003a40: bf00 nop + 8003ae4: bf00 nop /* Re-enable IRQs */ __enable_irq(); /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 8003a42: 68fb ldr r3, [r7, #12] - 8003a44: 681b ldr r3, [r3, #0] - 8003a46: 691a ldr r2, [r3, #16] - 8003a48: 68fb ldr r3, [r7, #12] - 8003a4a: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003a4c: b2d2 uxtb r2, r2 - 8003a4e: 701a strb r2, [r3, #0] + 8003ae6: 68fb ldr r3, [r7, #12] + 8003ae8: 681b ldr r3, [r3, #0] + 8003aea: 691a ldr r2, [r3, #16] + 8003aec: 68fb ldr r3, [r7, #12] + 8003aee: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003af0: b2d2 uxtb r2, r2 + 8003af2: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 8003a50: 68fb ldr r3, [r7, #12] - 8003a52: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003a54: 1c5a adds r2, r3, #1 - 8003a56: 68fb ldr r3, [r7, #12] - 8003a58: 625a str r2, [r3, #36] @ 0x24 + 8003af4: 68fb ldr r3, [r7, #12] + 8003af6: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003af8: 1c5a adds r2, r3, #1 + 8003afa: 68fb ldr r3, [r7, #12] + 8003afc: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 8003a5a: 68fb ldr r3, [r7, #12] - 8003a5c: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003a5e: 3b01 subs r3, #1 - 8003a60: b29a uxth r2, r3 - 8003a62: 68fb ldr r3, [r7, #12] - 8003a64: 851a strh r2, [r3, #40] @ 0x28 + 8003afe: 68fb ldr r3, [r7, #12] + 8003b00: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003b02: 3b01 subs r3, #1 + 8003b04: b29a uxth r2, r3 + 8003b06: 68fb ldr r3, [r7, #12] + 8003b08: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 8003a66: 68fb ldr r3, [r7, #12] - 8003a68: 8d5b ldrh r3, [r3, #42] @ 0x2a - 8003a6a: b29b uxth r3, r3 - 8003a6c: 3b01 subs r3, #1 - 8003a6e: b29a uxth r2, r3 - 8003a70: 68fb ldr r3, [r7, #12] - 8003a72: 855a strh r2, [r3, #42] @ 0x2a - 8003a74: e04e b.n 8003b14 + 8003b0a: 68fb ldr r3, [r7, #12] + 8003b0c: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003b0e: b29b uxth r3, r3 + 8003b10: 3b01 subs r3, #1 + 8003b12: b29a uxth r2, r3 + 8003b14: 68fb ldr r3, [r7, #12] + 8003b16: 855a strh r2, [r3, #42] @ 0x2a + 8003b18: e04e b.n 8003bb8 } } else { /* Wait until RXNE flag is set */ if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) - 8003a76: 6a7a ldr r2, [r7, #36] @ 0x24 - 8003a78: 6b39 ldr r1, [r7, #48] @ 0x30 - 8003a7a: 68f8 ldr r0, [r7, #12] - 8003a7c: f000 fb62 bl 8004144 - 8003a80: 4603 mov r3, r0 - 8003a82: 2b00 cmp r3, #0 - 8003a84: d001 beq.n 8003a8a + 8003b1a: 6a7a ldr r2, [r7, #36] @ 0x24 + 8003b1c: 6b39 ldr r1, [r7, #48] @ 0x30 + 8003b1e: 68f8 ldr r0, [r7, #12] + 8003b20: f000 fb62 bl 80041e8 + 8003b24: 4603 mov r3, r0 + 8003b26: 2b00 cmp r3, #0 + 8003b28: d001 beq.n 8003b2e { return HAL_ERROR; - 8003a86: 2301 movs r3, #1 - 8003a88: e058 b.n 8003b3c + 8003b2a: 2301 movs r3, #1 + 8003b2c: e058 b.n 8003be0 } /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 8003a8a: 68fb ldr r3, [r7, #12] - 8003a8c: 681b ldr r3, [r3, #0] - 8003a8e: 691a ldr r2, [r3, #16] - 8003a90: 68fb ldr r3, [r7, #12] - 8003a92: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003a94: b2d2 uxtb r2, r2 - 8003a96: 701a strb r2, [r3, #0] + 8003b2e: 68fb ldr r3, [r7, #12] + 8003b30: 681b ldr r3, [r3, #0] + 8003b32: 691a ldr r2, [r3, #16] + 8003b34: 68fb ldr r3, [r7, #12] + 8003b36: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003b38: b2d2 uxtb r2, r2 + 8003b3a: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 8003a98: 68fb ldr r3, [r7, #12] - 8003a9a: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003a9c: 1c5a adds r2, r3, #1 - 8003a9e: 68fb ldr r3, [r7, #12] - 8003aa0: 625a str r2, [r3, #36] @ 0x24 + 8003b3c: 68fb ldr r3, [r7, #12] + 8003b3e: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003b40: 1c5a adds r2, r3, #1 + 8003b42: 68fb ldr r3, [r7, #12] + 8003b44: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 8003aa2: 68fb ldr r3, [r7, #12] - 8003aa4: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003aa6: 3b01 subs r3, #1 - 8003aa8: b29a uxth r2, r3 - 8003aaa: 68fb ldr r3, [r7, #12] - 8003aac: 851a strh r2, [r3, #40] @ 0x28 + 8003b46: 68fb ldr r3, [r7, #12] + 8003b48: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003b4a: 3b01 subs r3, #1 + 8003b4c: b29a uxth r2, r3 + 8003b4e: 68fb ldr r3, [r7, #12] + 8003b50: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 8003aae: 68fb ldr r3, [r7, #12] - 8003ab0: 8d5b ldrh r3, [r3, #42] @ 0x2a - 8003ab2: b29b uxth r3, r3 - 8003ab4: 3b01 subs r3, #1 - 8003ab6: b29a uxth r2, r3 - 8003ab8: 68fb ldr r3, [r7, #12] - 8003aba: 855a strh r2, [r3, #42] @ 0x2a + 8003b52: 68fb ldr r3, [r7, #12] + 8003b54: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003b56: b29b uxth r3, r3 + 8003b58: 3b01 subs r3, #1 + 8003b5a: b29a uxth r2, r3 + 8003b5c: 68fb ldr r3, [r7, #12] + 8003b5e: 855a strh r2, [r3, #42] @ 0x2a if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) - 8003abc: 68fb ldr r3, [r7, #12] - 8003abe: 681b ldr r3, [r3, #0] - 8003ac0: 695b ldr r3, [r3, #20] - 8003ac2: f003 0304 and.w r3, r3, #4 - 8003ac6: 2b04 cmp r3, #4 - 8003ac8: d124 bne.n 8003b14 + 8003b60: 68fb ldr r3, [r7, #12] + 8003b62: 681b ldr r3, [r3, #0] + 8003b64: 695b ldr r3, [r3, #20] + 8003b66: f003 0304 and.w r3, r3, #4 + 8003b6a: 2b04 cmp r3, #4 + 8003b6c: d124 bne.n 8003bb8 { if (hi2c->XferSize == 3U) - 8003aca: 68fb ldr r3, [r7, #12] - 8003acc: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003ace: 2b03 cmp r3, #3 - 8003ad0: d107 bne.n 8003ae2 + 8003b6e: 68fb ldr r3, [r7, #12] + 8003b70: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003b72: 2b03 cmp r3, #3 + 8003b74: d107 bne.n 8003b86 { /* Disable Acknowledge */ CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK); - 8003ad2: 68fb ldr r3, [r7, #12] - 8003ad4: 681b ldr r3, [r3, #0] - 8003ad6: 681a ldr r2, [r3, #0] - 8003ad8: 68fb ldr r3, [r7, #12] - 8003ada: 681b ldr r3, [r3, #0] - 8003adc: f422 6280 bic.w r2, r2, #1024 @ 0x400 - 8003ae0: 601a str r2, [r3, #0] + 8003b76: 68fb ldr r3, [r7, #12] + 8003b78: 681b ldr r3, [r3, #0] + 8003b7a: 681a ldr r2, [r3, #0] + 8003b7c: 68fb ldr r3, [r7, #12] + 8003b7e: 681b ldr r3, [r3, #0] + 8003b80: f422 6280 bic.w r2, r2, #1024 @ 0x400 + 8003b84: 601a str r2, [r3, #0] } /* Read data from DR */ *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR; - 8003ae2: 68fb ldr r3, [r7, #12] - 8003ae4: 681b ldr r3, [r3, #0] - 8003ae6: 691a ldr r2, [r3, #16] - 8003ae8: 68fb ldr r3, [r7, #12] - 8003aea: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003aec: b2d2 uxtb r2, r2 - 8003aee: 701a strb r2, [r3, #0] + 8003b86: 68fb ldr r3, [r7, #12] + 8003b88: 681b ldr r3, [r3, #0] + 8003b8a: 691a ldr r2, [r3, #16] + 8003b8c: 68fb ldr r3, [r7, #12] + 8003b8e: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003b90: b2d2 uxtb r2, r2 + 8003b92: 701a strb r2, [r3, #0] /* Increment Buffer pointer */ hi2c->pBuffPtr++; - 8003af0: 68fb ldr r3, [r7, #12] - 8003af2: 6a5b ldr r3, [r3, #36] @ 0x24 - 8003af4: 1c5a adds r2, r3, #1 - 8003af6: 68fb ldr r3, [r7, #12] - 8003af8: 625a str r2, [r3, #36] @ 0x24 + 8003b94: 68fb ldr r3, [r7, #12] + 8003b96: 6a5b ldr r3, [r3, #36] @ 0x24 + 8003b98: 1c5a adds r2, r3, #1 + 8003b9a: 68fb ldr r3, [r7, #12] + 8003b9c: 625a str r2, [r3, #36] @ 0x24 /* Update counter */ hi2c->XferSize--; - 8003afa: 68fb ldr r3, [r7, #12] - 8003afc: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003afe: 3b01 subs r3, #1 - 8003b00: b29a uxth r2, r3 - 8003b02: 68fb ldr r3, [r7, #12] - 8003b04: 851a strh r2, [r3, #40] @ 0x28 + 8003b9e: 68fb ldr r3, [r7, #12] + 8003ba0: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003ba2: 3b01 subs r3, #1 + 8003ba4: b29a uxth r2, r3 + 8003ba6: 68fb ldr r3, [r7, #12] + 8003ba8: 851a strh r2, [r3, #40] @ 0x28 hi2c->XferCount--; - 8003b06: 68fb ldr r3, [r7, #12] - 8003b08: 8d5b ldrh r3, [r3, #42] @ 0x2a - 8003b0a: b29b uxth r3, r3 - 8003b0c: 3b01 subs r3, #1 - 8003b0e: b29a uxth r2, r3 - 8003b10: 68fb ldr r3, [r7, #12] - 8003b12: 855a strh r2, [r3, #42] @ 0x2a + 8003baa: 68fb ldr r3, [r7, #12] + 8003bac: 8d5b ldrh r3, [r3, #42] @ 0x2a + 8003bae: b29b uxth r3, r3 + 8003bb0: 3b01 subs r3, #1 + 8003bb2: b29a uxth r2, r3 + 8003bb4: 68fb ldr r3, [r7, #12] + 8003bb6: 855a strh r2, [r3, #42] @ 0x2a while (hi2c->XferSize > 0U) - 8003b14: 68fb ldr r3, [r7, #12] - 8003b16: 8d1b ldrh r3, [r3, #40] @ 0x28 - 8003b18: 2b00 cmp r3, #0 - 8003b1a: f47f ae88 bne.w 800382e + 8003bb8: 68fb ldr r3, [r7, #12] + 8003bba: 8d1b ldrh r3, [r3, #40] @ 0x28 + 8003bbc: 2b00 cmp r3, #0 + 8003bbe: f47f ae88 bne.w 80038d2 } } } hi2c->State = HAL_I2C_STATE_READY; - 8003b1e: 68fb ldr r3, [r7, #12] - 8003b20: 2220 movs r2, #32 - 8003b22: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8003bc2: 68fb ldr r3, [r7, #12] + 8003bc4: 2220 movs r2, #32 + 8003bc6: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 8003b26: 68fb ldr r3, [r7, #12] - 8003b28: 2200 movs r2, #0 - 8003b2a: f883 203e strb.w r2, [r3, #62] @ 0x3e + 8003bca: 68fb ldr r3, [r7, #12] + 8003bcc: 2200 movs r2, #0 + 8003bce: f883 203e strb.w r2, [r3, #62] @ 0x3e /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8003b2e: 68fb ldr r3, [r7, #12] - 8003b30: 2200 movs r2, #0 - 8003b32: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8003bd2: 68fb ldr r3, [r7, #12] + 8003bd4: 2200 movs r2, #0 + 8003bd6: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_OK; - 8003b36: 2300 movs r3, #0 - 8003b38: e000 b.n 8003b3c + 8003bda: 2300 movs r3, #0 + 8003bdc: e000 b.n 8003be0 } else { return HAL_BUSY; - 8003b3a: 2302 movs r3, #2 + 8003bde: 2302 movs r3, #2 } } - 8003b3c: 4618 mov r0, r3 - 8003b3e: 3728 adds r7, #40 @ 0x28 - 8003b40: 46bd mov sp, r7 - 8003b42: bd80 pop {r7, pc} - 8003b44: 00010004 .word 0x00010004 - 8003b48: 20000004 .word 0x20000004 - 8003b4c: 14f8b589 .word 0x14f8b589 + 8003be0: 4618 mov r0, r3 + 8003be2: 3728 adds r7, #40 @ 0x28 + 8003be4: 46bd mov sp, r7 + 8003be6: bd80 pop {r7, pc} + 8003be8: 00010004 .word 0x00010004 + 8003bec: 20000004 .word 0x20000004 + 8003bf0: 14f8b589 .word 0x14f8b589 -08003b50 : +08003bf4 : * @param Timeout Timeout duration * @param Tickstart Tick start value * @retval HAL status */ static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart) { - 8003b50: b580 push {r7, lr} - 8003b52: b088 sub sp, #32 - 8003b54: af02 add r7, sp, #8 - 8003b56: 60f8 str r0, [r7, #12] - 8003b58: 607a str r2, [r7, #4] - 8003b5a: 603b str r3, [r7, #0] - 8003b5c: 460b mov r3, r1 - 8003b5e: 817b strh r3, [r7, #10] + 8003bf4: b580 push {r7, lr} + 8003bf6: b088 sub sp, #32 + 8003bf8: af02 add r7, sp, #8 + 8003bfa: 60f8 str r0, [r7, #12] + 8003bfc: 607a str r2, [r7, #4] + 8003bfe: 603b str r3, [r7, #0] + 8003c00: 460b mov r3, r1 + 8003c02: 817b strh r3, [r7, #10] /* Declaration of temporary variable to prevent undefined behavior of volatile usage */ uint32_t CurrentXferOptions = hi2c->XferOptions; - 8003b60: 68fb ldr r3, [r7, #12] - 8003b62: 6adb ldr r3, [r3, #44] @ 0x2c - 8003b64: 617b str r3, [r7, #20] + 8003c04: 68fb ldr r3, [r7, #12] + 8003c06: 6adb ldr r3, [r3, #44] @ 0x2c + 8003c08: 617b str r3, [r7, #20] /* Generate Start condition if first transfer */ if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME)) - 8003b66: 697b ldr r3, [r7, #20] - 8003b68: 2b08 cmp r3, #8 - 8003b6a: d006 beq.n 8003b7a - 8003b6c: 697b ldr r3, [r7, #20] - 8003b6e: 2b01 cmp r3, #1 - 8003b70: d003 beq.n 8003b7a - 8003b72: 697b ldr r3, [r7, #20] - 8003b74: f513 3f80 cmn.w r3, #65536 @ 0x10000 - 8003b78: d108 bne.n 8003b8c + 8003c0a: 697b ldr r3, [r7, #20] + 8003c0c: 2b08 cmp r3, #8 + 8003c0e: d006 beq.n 8003c1e + 8003c10: 697b ldr r3, [r7, #20] + 8003c12: 2b01 cmp r3, #1 + 8003c14: d003 beq.n 8003c1e + 8003c16: 697b ldr r3, [r7, #20] + 8003c18: f513 3f80 cmn.w r3, #65536 @ 0x10000 + 8003c1c: d108 bne.n 8003c30 { /* Generate Start */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_START); - 8003b7a: 68fb ldr r3, [r7, #12] - 8003b7c: 681b ldr r3, [r3, #0] - 8003b7e: 681a ldr r2, [r3, #0] - 8003b80: 68fb ldr r3, [r7, #12] - 8003b82: 681b ldr r3, [r3, #0] - 8003b84: f442 7280 orr.w r2, r2, #256 @ 0x100 - 8003b88: 601a str r2, [r3, #0] - 8003b8a: e00b b.n 8003ba4 + 8003c1e: 68fb ldr r3, [r7, #12] + 8003c20: 681b ldr r3, [r3, #0] + 8003c22: 681a ldr r2, [r3, #0] + 8003c24: 68fb ldr r3, [r7, #12] + 8003c26: 681b ldr r3, [r3, #0] + 8003c28: f442 7280 orr.w r2, r2, #256 @ 0x100 + 8003c2c: 601a str r2, [r3, #0] + 8003c2e: e00b b.n 8003c48 } else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) - 8003b8c: 68fb ldr r3, [r7, #12] - 8003b8e: 6b1b ldr r3, [r3, #48] @ 0x30 - 8003b90: 2b12 cmp r3, #18 - 8003b92: d107 bne.n 8003ba4 + 8003c30: 68fb ldr r3, [r7, #12] + 8003c32: 6b1b ldr r3, [r3, #48] @ 0x30 + 8003c34: 2b12 cmp r3, #18 + 8003c36: d107 bne.n 8003c48 { /* Generate ReStart */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_START); - 8003b94: 68fb ldr r3, [r7, #12] - 8003b96: 681b ldr r3, [r3, #0] - 8003b98: 681a ldr r2, [r3, #0] - 8003b9a: 68fb ldr r3, [r7, #12] - 8003b9c: 681b ldr r3, [r3, #0] - 8003b9e: f442 7280 orr.w r2, r2, #256 @ 0x100 - 8003ba2: 601a str r2, [r3, #0] + 8003c38: 68fb ldr r3, [r7, #12] + 8003c3a: 681b ldr r3, [r3, #0] + 8003c3c: 681a ldr r2, [r3, #0] + 8003c3e: 68fb ldr r3, [r7, #12] + 8003c40: 681b ldr r3, [r3, #0] + 8003c42: f442 7280 orr.w r2, r2, #256 @ 0x100 + 8003c46: 601a str r2, [r3, #0] { /* Do nothing */ } /* Wait until SB flag is set */ if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) - 8003ba4: 683b ldr r3, [r7, #0] - 8003ba6: 9300 str r3, [sp, #0] - 8003ba8: 687b ldr r3, [r7, #4] - 8003baa: 2200 movs r2, #0 - 8003bac: f04f 1101 mov.w r1, #65537 @ 0x10001 - 8003bb0: 68f8 ldr r0, [r7, #12] - 8003bb2: f000 f91d bl 8003df0 - 8003bb6: 4603 mov r3, r0 - 8003bb8: 2b00 cmp r3, #0 - 8003bba: d00d beq.n 8003bd8 + 8003c48: 683b ldr r3, [r7, #0] + 8003c4a: 9300 str r3, [sp, #0] + 8003c4c: 687b ldr r3, [r7, #4] + 8003c4e: 2200 movs r2, #0 + 8003c50: f04f 1101 mov.w r1, #65537 @ 0x10001 + 8003c54: 68f8 ldr r0, [r7, #12] + 8003c56: f000 f91d bl 8003e94 + 8003c5a: 4603 mov r3, r0 + 8003c5c: 2b00 cmp r3, #0 + 8003c5e: d00d beq.n 8003c7c { if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START) - 8003bbc: 68fb ldr r3, [r7, #12] - 8003bbe: 681b ldr r3, [r3, #0] - 8003bc0: 681b ldr r3, [r3, #0] - 8003bc2: f403 7380 and.w r3, r3, #256 @ 0x100 - 8003bc6: f5b3 7f80 cmp.w r3, #256 @ 0x100 - 8003bca: d103 bne.n 8003bd4 + 8003c60: 68fb ldr r3, [r7, #12] + 8003c62: 681b ldr r3, [r3, #0] + 8003c64: 681b ldr r3, [r3, #0] + 8003c66: f403 7380 and.w r3, r3, #256 @ 0x100 + 8003c6a: f5b3 7f80 cmp.w r3, #256 @ 0x100 + 8003c6e: d103 bne.n 8003c78 { hi2c->ErrorCode = HAL_I2C_WRONG_START; - 8003bcc: 68fb ldr r3, [r7, #12] - 8003bce: f44f 7200 mov.w r2, #512 @ 0x200 - 8003bd2: 641a str r2, [r3, #64] @ 0x40 + 8003c70: 68fb ldr r3, [r7, #12] + 8003c72: f44f 7200 mov.w r2, #512 @ 0x200 + 8003c76: 641a str r2, [r3, #64] @ 0x40 } return HAL_TIMEOUT; - 8003bd4: 2303 movs r3, #3 - 8003bd6: e035 b.n 8003c44 + 8003c78: 2303 movs r3, #3 + 8003c7a: e035 b.n 8003ce8 } if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) - 8003bd8: 68fb ldr r3, [r7, #12] - 8003bda: 691b ldr r3, [r3, #16] - 8003bdc: f5b3 4f80 cmp.w r3, #16384 @ 0x4000 - 8003be0: d108 bne.n 8003bf4 + 8003c7c: 68fb ldr r3, [r7, #12] + 8003c7e: 691b ldr r3, [r3, #16] + 8003c80: f5b3 4f80 cmp.w r3, #16384 @ 0x4000 + 8003c84: d108 bne.n 8003c98 { /* Send slave address */ hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress); - 8003be2: 897b ldrh r3, [r7, #10] - 8003be4: b2db uxtb r3, r3 - 8003be6: 461a mov r2, r3 - 8003be8: 68fb ldr r3, [r7, #12] - 8003bea: 681b ldr r3, [r3, #0] - 8003bec: f002 02fe and.w r2, r2, #254 @ 0xfe - 8003bf0: 611a str r2, [r3, #16] - 8003bf2: e01b b.n 8003c2c + 8003c86: 897b ldrh r3, [r7, #10] + 8003c88: b2db uxtb r3, r3 + 8003c8a: 461a mov r2, r3 + 8003c8c: 68fb ldr r3, [r7, #12] + 8003c8e: 681b ldr r3, [r3, #0] + 8003c90: f002 02fe and.w r2, r2, #254 @ 0xfe + 8003c94: 611a str r2, [r3, #16] + 8003c96: e01b b.n 8003cd0 } else { /* Send header of slave address */ hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress); - 8003bf4: 897b ldrh r3, [r7, #10] - 8003bf6: 11db asrs r3, r3, #7 - 8003bf8: b2db uxtb r3, r3 - 8003bfa: f003 0306 and.w r3, r3, #6 - 8003bfe: b2db uxtb r3, r3 - 8003c00: f063 030f orn r3, r3, #15 - 8003c04: b2da uxtb r2, r3 - 8003c06: 68fb ldr r3, [r7, #12] - 8003c08: 681b ldr r3, [r3, #0] - 8003c0a: 611a str r2, [r3, #16] + 8003c98: 897b ldrh r3, [r7, #10] + 8003c9a: 11db asrs r3, r3, #7 + 8003c9c: b2db uxtb r3, r3 + 8003c9e: f003 0306 and.w r3, r3, #6 + 8003ca2: b2db uxtb r3, r3 + 8003ca4: f063 030f orn r3, r3, #15 + 8003ca8: b2da uxtb r2, r3 + 8003caa: 68fb ldr r3, [r7, #12] + 8003cac: 681b ldr r3, [r3, #0] + 8003cae: 611a str r2, [r3, #16] /* Wait until ADD10 flag is set */ if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK) - 8003c0c: 683b ldr r3, [r7, #0] - 8003c0e: 687a ldr r2, [r7, #4] - 8003c10: 490e ldr r1, [pc, #56] @ (8003c4c ) - 8003c12: 68f8 ldr r0, [r7, #12] - 8003c14: f000 f966 bl 8003ee4 - 8003c18: 4603 mov r3, r0 - 8003c1a: 2b00 cmp r3, #0 - 8003c1c: d001 beq.n 8003c22 + 8003cb0: 683b ldr r3, [r7, #0] + 8003cb2: 687a ldr r2, [r7, #4] + 8003cb4: 490e ldr r1, [pc, #56] @ (8003cf0 ) + 8003cb6: 68f8 ldr r0, [r7, #12] + 8003cb8: f000 f966 bl 8003f88 + 8003cbc: 4603 mov r3, r0 + 8003cbe: 2b00 cmp r3, #0 + 8003cc0: d001 beq.n 8003cc6 { return HAL_ERROR; - 8003c1e: 2301 movs r3, #1 - 8003c20: e010 b.n 8003c44 + 8003cc2: 2301 movs r3, #1 + 8003cc4: e010 b.n 8003ce8 } /* Send slave address */ hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress); - 8003c22: 897b ldrh r3, [r7, #10] - 8003c24: b2da uxtb r2, r3 - 8003c26: 68fb ldr r3, [r7, #12] - 8003c28: 681b ldr r3, [r3, #0] - 8003c2a: 611a str r2, [r3, #16] + 8003cc6: 897b ldrh r3, [r7, #10] + 8003cc8: b2da uxtb r2, r3 + 8003cca: 68fb ldr r3, [r7, #12] + 8003ccc: 681b ldr r3, [r3, #0] + 8003cce: 611a str r2, [r3, #16] } /* Wait until ADDR flag is set */ if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) - 8003c2c: 683b ldr r3, [r7, #0] - 8003c2e: 687a ldr r2, [r7, #4] - 8003c30: 4907 ldr r1, [pc, #28] @ (8003c50 ) - 8003c32: 68f8 ldr r0, [r7, #12] - 8003c34: f000 f956 bl 8003ee4 - 8003c38: 4603 mov r3, r0 - 8003c3a: 2b00 cmp r3, #0 - 8003c3c: d001 beq.n 8003c42 + 8003cd0: 683b ldr r3, [r7, #0] + 8003cd2: 687a ldr r2, [r7, #4] + 8003cd4: 4907 ldr r1, [pc, #28] @ (8003cf4 ) + 8003cd6: 68f8 ldr r0, [r7, #12] + 8003cd8: f000 f956 bl 8003f88 + 8003cdc: 4603 mov r3, r0 + 8003cde: 2b00 cmp r3, #0 + 8003ce0: d001 beq.n 8003ce6 { return HAL_ERROR; - 8003c3e: 2301 movs r3, #1 - 8003c40: e000 b.n 8003c44 + 8003ce2: 2301 movs r3, #1 + 8003ce4: e000 b.n 8003ce8 } return HAL_OK; - 8003c42: 2300 movs r3, #0 + 8003ce6: 2300 movs r3, #0 } - 8003c44: 4618 mov r0, r3 - 8003c46: 3718 adds r7, #24 - 8003c48: 46bd mov sp, r7 - 8003c4a: bd80 pop {r7, pc} - 8003c4c: 00010008 .word 0x00010008 - 8003c50: 00010002 .word 0x00010002 + 8003ce8: 4618 mov r0, r3 + 8003cea: 3718 adds r7, #24 + 8003cec: 46bd mov sp, r7 + 8003cee: bd80 pop {r7, pc} + 8003cf0: 00010008 .word 0x00010008 + 8003cf4: 00010002 .word 0x00010002 -08003c54 : +08003cf8 : * @param Timeout Timeout duration * @param Tickstart Tick start value * @retval HAL status */ static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart) { - 8003c54: b580 push {r7, lr} - 8003c56: b088 sub sp, #32 - 8003c58: af02 add r7, sp, #8 - 8003c5a: 60f8 str r0, [r7, #12] - 8003c5c: 607a str r2, [r7, #4] - 8003c5e: 603b str r3, [r7, #0] - 8003c60: 460b mov r3, r1 - 8003c62: 817b strh r3, [r7, #10] + 8003cf8: b580 push {r7, lr} + 8003cfa: b088 sub sp, #32 + 8003cfc: af02 add r7, sp, #8 + 8003cfe: 60f8 str r0, [r7, #12] + 8003d00: 607a str r2, [r7, #4] + 8003d02: 603b str r3, [r7, #0] + 8003d04: 460b mov r3, r1 + 8003d06: 817b strh r3, [r7, #10] /* Declaration of temporary variable to prevent undefined behavior of volatile usage */ uint32_t CurrentXferOptions = hi2c->XferOptions; - 8003c64: 68fb ldr r3, [r7, #12] - 8003c66: 6adb ldr r3, [r3, #44] @ 0x2c - 8003c68: 617b str r3, [r7, #20] + 8003d08: 68fb ldr r3, [r7, #12] + 8003d0a: 6adb ldr r3, [r3, #44] @ 0x2c + 8003d0c: 617b str r3, [r7, #20] /* Enable Acknowledge */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK); - 8003c6a: 68fb ldr r3, [r7, #12] - 8003c6c: 681b ldr r3, [r3, #0] - 8003c6e: 681a ldr r2, [r3, #0] - 8003c70: 68fb ldr r3, [r7, #12] - 8003c72: 681b ldr r3, [r3, #0] - 8003c74: f442 6280 orr.w r2, r2, #1024 @ 0x400 - 8003c78: 601a str r2, [r3, #0] + 8003d0e: 68fb ldr r3, [r7, #12] + 8003d10: 681b ldr r3, [r3, #0] + 8003d12: 681a ldr r2, [r3, #0] + 8003d14: 68fb ldr r3, [r7, #12] + 8003d16: 681b ldr r3, [r3, #0] + 8003d18: f442 6280 orr.w r2, r2, #1024 @ 0x400 + 8003d1c: 601a str r2, [r3, #0] /* Generate Start condition if first transfer */ if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME)) - 8003c7a: 697b ldr r3, [r7, #20] - 8003c7c: 2b08 cmp r3, #8 - 8003c7e: d006 beq.n 8003c8e - 8003c80: 697b ldr r3, [r7, #20] - 8003c82: 2b01 cmp r3, #1 - 8003c84: d003 beq.n 8003c8e - 8003c86: 697b ldr r3, [r7, #20] - 8003c88: f513 3f80 cmn.w r3, #65536 @ 0x10000 - 8003c8c: d108 bne.n 8003ca0 + 8003d1e: 697b ldr r3, [r7, #20] + 8003d20: 2b08 cmp r3, #8 + 8003d22: d006 beq.n 8003d32 + 8003d24: 697b ldr r3, [r7, #20] + 8003d26: 2b01 cmp r3, #1 + 8003d28: d003 beq.n 8003d32 + 8003d2a: 697b ldr r3, [r7, #20] + 8003d2c: f513 3f80 cmn.w r3, #65536 @ 0x10000 + 8003d30: d108 bne.n 8003d44 { /* Generate Start */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_START); - 8003c8e: 68fb ldr r3, [r7, #12] - 8003c90: 681b ldr r3, [r3, #0] - 8003c92: 681a ldr r2, [r3, #0] - 8003c94: 68fb ldr r3, [r7, #12] - 8003c96: 681b ldr r3, [r3, #0] - 8003c98: f442 7280 orr.w r2, r2, #256 @ 0x100 - 8003c9c: 601a str r2, [r3, #0] - 8003c9e: e00b b.n 8003cb8 + 8003d32: 68fb ldr r3, [r7, #12] + 8003d34: 681b ldr r3, [r3, #0] + 8003d36: 681a ldr r2, [r3, #0] + 8003d38: 68fb ldr r3, [r7, #12] + 8003d3a: 681b ldr r3, [r3, #0] + 8003d3c: f442 7280 orr.w r2, r2, #256 @ 0x100 + 8003d40: 601a str r2, [r3, #0] + 8003d42: e00b b.n 8003d5c } else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) - 8003ca0: 68fb ldr r3, [r7, #12] - 8003ca2: 6b1b ldr r3, [r3, #48] @ 0x30 - 8003ca4: 2b11 cmp r3, #17 - 8003ca6: d107 bne.n 8003cb8 + 8003d44: 68fb ldr r3, [r7, #12] + 8003d46: 6b1b ldr r3, [r3, #48] @ 0x30 + 8003d48: 2b11 cmp r3, #17 + 8003d4a: d107 bne.n 8003d5c { /* Generate ReStart */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_START); - 8003ca8: 68fb ldr r3, [r7, #12] - 8003caa: 681b ldr r3, [r3, #0] - 8003cac: 681a ldr r2, [r3, #0] - 8003cae: 68fb ldr r3, [r7, #12] - 8003cb0: 681b ldr r3, [r3, #0] - 8003cb2: f442 7280 orr.w r2, r2, #256 @ 0x100 - 8003cb6: 601a str r2, [r3, #0] + 8003d4c: 68fb ldr r3, [r7, #12] + 8003d4e: 681b ldr r3, [r3, #0] + 8003d50: 681a ldr r2, [r3, #0] + 8003d52: 68fb ldr r3, [r7, #12] + 8003d54: 681b ldr r3, [r3, #0] + 8003d56: f442 7280 orr.w r2, r2, #256 @ 0x100 + 8003d5a: 601a str r2, [r3, #0] { /* Do nothing */ } /* Wait until SB flag is set */ if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) - 8003cb8: 683b ldr r3, [r7, #0] - 8003cba: 9300 str r3, [sp, #0] - 8003cbc: 687b ldr r3, [r7, #4] - 8003cbe: 2200 movs r2, #0 - 8003cc0: f04f 1101 mov.w r1, #65537 @ 0x10001 - 8003cc4: 68f8 ldr r0, [r7, #12] - 8003cc6: f000 f893 bl 8003df0 - 8003cca: 4603 mov r3, r0 - 8003ccc: 2b00 cmp r3, #0 - 8003cce: d00d beq.n 8003cec + 8003d5c: 683b ldr r3, [r7, #0] + 8003d5e: 9300 str r3, [sp, #0] + 8003d60: 687b ldr r3, [r7, #4] + 8003d62: 2200 movs r2, #0 + 8003d64: f04f 1101 mov.w r1, #65537 @ 0x10001 + 8003d68: 68f8 ldr r0, [r7, #12] + 8003d6a: f000 f893 bl 8003e94 + 8003d6e: 4603 mov r3, r0 + 8003d70: 2b00 cmp r3, #0 + 8003d72: d00d beq.n 8003d90 { if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START) - 8003cd0: 68fb ldr r3, [r7, #12] - 8003cd2: 681b ldr r3, [r3, #0] - 8003cd4: 681b ldr r3, [r3, #0] - 8003cd6: f403 7380 and.w r3, r3, #256 @ 0x100 - 8003cda: f5b3 7f80 cmp.w r3, #256 @ 0x100 - 8003cde: d103 bne.n 8003ce8 + 8003d74: 68fb ldr r3, [r7, #12] + 8003d76: 681b ldr r3, [r3, #0] + 8003d78: 681b ldr r3, [r3, #0] + 8003d7a: f403 7380 and.w r3, r3, #256 @ 0x100 + 8003d7e: f5b3 7f80 cmp.w r3, #256 @ 0x100 + 8003d82: d103 bne.n 8003d8c { hi2c->ErrorCode = HAL_I2C_WRONG_START; - 8003ce0: 68fb ldr r3, [r7, #12] - 8003ce2: f44f 7200 mov.w r2, #512 @ 0x200 - 8003ce6: 641a str r2, [r3, #64] @ 0x40 + 8003d84: 68fb ldr r3, [r7, #12] + 8003d86: f44f 7200 mov.w r2, #512 @ 0x200 + 8003d8a: 641a str r2, [r3, #64] @ 0x40 } return HAL_TIMEOUT; - 8003ce8: 2303 movs r3, #3 - 8003cea: e079 b.n 8003de0 + 8003d8c: 2303 movs r3, #3 + 8003d8e: e079 b.n 8003e84 } if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) - 8003cec: 68fb ldr r3, [r7, #12] - 8003cee: 691b ldr r3, [r3, #16] - 8003cf0: f5b3 4f80 cmp.w r3, #16384 @ 0x4000 - 8003cf4: d108 bne.n 8003d08 + 8003d90: 68fb ldr r3, [r7, #12] + 8003d92: 691b ldr r3, [r3, #16] + 8003d94: f5b3 4f80 cmp.w r3, #16384 @ 0x4000 + 8003d98: d108 bne.n 8003dac { /* Send slave address */ hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress); - 8003cf6: 897b ldrh r3, [r7, #10] - 8003cf8: b2db uxtb r3, r3 - 8003cfa: f043 0301 orr.w r3, r3, #1 - 8003cfe: b2da uxtb r2, r3 - 8003d00: 68fb ldr r3, [r7, #12] - 8003d02: 681b ldr r3, [r3, #0] - 8003d04: 611a str r2, [r3, #16] - 8003d06: e05f b.n 8003dc8 + 8003d9a: 897b ldrh r3, [r7, #10] + 8003d9c: b2db uxtb r3, r3 + 8003d9e: f043 0301 orr.w r3, r3, #1 + 8003da2: b2da uxtb r2, r3 + 8003da4: 68fb ldr r3, [r7, #12] + 8003da6: 681b ldr r3, [r3, #0] + 8003da8: 611a str r2, [r3, #16] + 8003daa: e05f b.n 8003e6c } else { /* Send header of slave address */ hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress); - 8003d08: 897b ldrh r3, [r7, #10] - 8003d0a: 11db asrs r3, r3, #7 - 8003d0c: b2db uxtb r3, r3 - 8003d0e: f003 0306 and.w r3, r3, #6 - 8003d12: b2db uxtb r3, r3 - 8003d14: f063 030f orn r3, r3, #15 - 8003d18: b2da uxtb r2, r3 - 8003d1a: 68fb ldr r3, [r7, #12] - 8003d1c: 681b ldr r3, [r3, #0] - 8003d1e: 611a str r2, [r3, #16] + 8003dac: 897b ldrh r3, [r7, #10] + 8003dae: 11db asrs r3, r3, #7 + 8003db0: b2db uxtb r3, r3 + 8003db2: f003 0306 and.w r3, r3, #6 + 8003db6: b2db uxtb r3, r3 + 8003db8: f063 030f orn r3, r3, #15 + 8003dbc: b2da uxtb r2, r3 + 8003dbe: 68fb ldr r3, [r7, #12] + 8003dc0: 681b ldr r3, [r3, #0] + 8003dc2: 611a str r2, [r3, #16] /* Wait until ADD10 flag is set */ if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK) - 8003d20: 683b ldr r3, [r7, #0] - 8003d22: 687a ldr r2, [r7, #4] - 8003d24: 4930 ldr r1, [pc, #192] @ (8003de8 ) - 8003d26: 68f8 ldr r0, [r7, #12] - 8003d28: f000 f8dc bl 8003ee4 - 8003d2c: 4603 mov r3, r0 - 8003d2e: 2b00 cmp r3, #0 - 8003d30: d001 beq.n 8003d36 + 8003dc4: 683b ldr r3, [r7, #0] + 8003dc6: 687a ldr r2, [r7, #4] + 8003dc8: 4930 ldr r1, [pc, #192] @ (8003e8c ) + 8003dca: 68f8 ldr r0, [r7, #12] + 8003dcc: f000 f8dc bl 8003f88 + 8003dd0: 4603 mov r3, r0 + 8003dd2: 2b00 cmp r3, #0 + 8003dd4: d001 beq.n 8003dda { return HAL_ERROR; - 8003d32: 2301 movs r3, #1 - 8003d34: e054 b.n 8003de0 + 8003dd6: 2301 movs r3, #1 + 8003dd8: e054 b.n 8003e84 } /* Send slave address */ hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress); - 8003d36: 897b ldrh r3, [r7, #10] - 8003d38: b2da uxtb r2, r3 - 8003d3a: 68fb ldr r3, [r7, #12] - 8003d3c: 681b ldr r3, [r3, #0] - 8003d3e: 611a str r2, [r3, #16] + 8003dda: 897b ldrh r3, [r7, #10] + 8003ddc: b2da uxtb r2, r3 + 8003dde: 68fb ldr r3, [r7, #12] + 8003de0: 681b ldr r3, [r3, #0] + 8003de2: 611a str r2, [r3, #16] /* Wait until ADDR flag is set */ if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) - 8003d40: 683b ldr r3, [r7, #0] - 8003d42: 687a ldr r2, [r7, #4] - 8003d44: 4929 ldr r1, [pc, #164] @ (8003dec ) - 8003d46: 68f8 ldr r0, [r7, #12] - 8003d48: f000 f8cc bl 8003ee4 - 8003d4c: 4603 mov r3, r0 - 8003d4e: 2b00 cmp r3, #0 - 8003d50: d001 beq.n 8003d56 + 8003de4: 683b ldr r3, [r7, #0] + 8003de6: 687a ldr r2, [r7, #4] + 8003de8: 4929 ldr r1, [pc, #164] @ (8003e90 ) + 8003dea: 68f8 ldr r0, [r7, #12] + 8003dec: f000 f8cc bl 8003f88 + 8003df0: 4603 mov r3, r0 + 8003df2: 2b00 cmp r3, #0 + 8003df4: d001 beq.n 8003dfa { return HAL_ERROR; - 8003d52: 2301 movs r3, #1 - 8003d54: e044 b.n 8003de0 + 8003df6: 2301 movs r3, #1 + 8003df8: e044 b.n 8003e84 } /* Clear ADDR flag */ __HAL_I2C_CLEAR_ADDRFLAG(hi2c); - 8003d56: 2300 movs r3, #0 - 8003d58: 613b str r3, [r7, #16] - 8003d5a: 68fb ldr r3, [r7, #12] - 8003d5c: 681b ldr r3, [r3, #0] - 8003d5e: 695b ldr r3, [r3, #20] - 8003d60: 613b str r3, [r7, #16] - 8003d62: 68fb ldr r3, [r7, #12] - 8003d64: 681b ldr r3, [r3, #0] - 8003d66: 699b ldr r3, [r3, #24] - 8003d68: 613b str r3, [r7, #16] - 8003d6a: 693b ldr r3, [r7, #16] + 8003dfa: 2300 movs r3, #0 + 8003dfc: 613b str r3, [r7, #16] + 8003dfe: 68fb ldr r3, [r7, #12] + 8003e00: 681b ldr r3, [r3, #0] + 8003e02: 695b ldr r3, [r3, #20] + 8003e04: 613b str r3, [r7, #16] + 8003e06: 68fb ldr r3, [r7, #12] + 8003e08: 681b ldr r3, [r3, #0] + 8003e0a: 699b ldr r3, [r3, #24] + 8003e0c: 613b str r3, [r7, #16] + 8003e0e: 693b ldr r3, [r7, #16] /* Generate Restart */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_START); - 8003d6c: 68fb ldr r3, [r7, #12] - 8003d6e: 681b ldr r3, [r3, #0] - 8003d70: 681a ldr r2, [r3, #0] - 8003d72: 68fb ldr r3, [r7, #12] - 8003d74: 681b ldr r3, [r3, #0] - 8003d76: f442 7280 orr.w r2, r2, #256 @ 0x100 - 8003d7a: 601a str r2, [r3, #0] + 8003e10: 68fb ldr r3, [r7, #12] + 8003e12: 681b ldr r3, [r3, #0] + 8003e14: 681a ldr r2, [r3, #0] + 8003e16: 68fb ldr r3, [r7, #12] + 8003e18: 681b ldr r3, [r3, #0] + 8003e1a: f442 7280 orr.w r2, r2, #256 @ 0x100 + 8003e1e: 601a str r2, [r3, #0] /* Wait until SB flag is set */ if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) - 8003d7c: 683b ldr r3, [r7, #0] - 8003d7e: 9300 str r3, [sp, #0] - 8003d80: 687b ldr r3, [r7, #4] - 8003d82: 2200 movs r2, #0 - 8003d84: f04f 1101 mov.w r1, #65537 @ 0x10001 - 8003d88: 68f8 ldr r0, [r7, #12] - 8003d8a: f000 f831 bl 8003df0 - 8003d8e: 4603 mov r3, r0 - 8003d90: 2b00 cmp r3, #0 - 8003d92: d00d beq.n 8003db0 + 8003e20: 683b ldr r3, [r7, #0] + 8003e22: 9300 str r3, [sp, #0] + 8003e24: 687b ldr r3, [r7, #4] + 8003e26: 2200 movs r2, #0 + 8003e28: f04f 1101 mov.w r1, #65537 @ 0x10001 + 8003e2c: 68f8 ldr r0, [r7, #12] + 8003e2e: f000 f831 bl 8003e94 + 8003e32: 4603 mov r3, r0 + 8003e34: 2b00 cmp r3, #0 + 8003e36: d00d beq.n 8003e54 { if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START) - 8003d94: 68fb ldr r3, [r7, #12] - 8003d96: 681b ldr r3, [r3, #0] - 8003d98: 681b ldr r3, [r3, #0] - 8003d9a: f403 7380 and.w r3, r3, #256 @ 0x100 - 8003d9e: f5b3 7f80 cmp.w r3, #256 @ 0x100 - 8003da2: d103 bne.n 8003dac + 8003e38: 68fb ldr r3, [r7, #12] + 8003e3a: 681b ldr r3, [r3, #0] + 8003e3c: 681b ldr r3, [r3, #0] + 8003e3e: f403 7380 and.w r3, r3, #256 @ 0x100 + 8003e42: f5b3 7f80 cmp.w r3, #256 @ 0x100 + 8003e46: d103 bne.n 8003e50 { hi2c->ErrorCode = HAL_I2C_WRONG_START; - 8003da4: 68fb ldr r3, [r7, #12] - 8003da6: f44f 7200 mov.w r2, #512 @ 0x200 - 8003daa: 641a str r2, [r3, #64] @ 0x40 + 8003e48: 68fb ldr r3, [r7, #12] + 8003e4a: f44f 7200 mov.w r2, #512 @ 0x200 + 8003e4e: 641a str r2, [r3, #64] @ 0x40 } return HAL_TIMEOUT; - 8003dac: 2303 movs r3, #3 - 8003dae: e017 b.n 8003de0 + 8003e50: 2303 movs r3, #3 + 8003e52: e017 b.n 8003e84 } /* Send header of slave address */ hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress); - 8003db0: 897b ldrh r3, [r7, #10] - 8003db2: 11db asrs r3, r3, #7 - 8003db4: b2db uxtb r3, r3 - 8003db6: f003 0306 and.w r3, r3, #6 - 8003dba: b2db uxtb r3, r3 - 8003dbc: f063 030e orn r3, r3, #14 - 8003dc0: b2da uxtb r2, r3 - 8003dc2: 68fb ldr r3, [r7, #12] - 8003dc4: 681b ldr r3, [r3, #0] - 8003dc6: 611a str r2, [r3, #16] + 8003e54: 897b ldrh r3, [r7, #10] + 8003e56: 11db asrs r3, r3, #7 + 8003e58: b2db uxtb r3, r3 + 8003e5a: f003 0306 and.w r3, r3, #6 + 8003e5e: b2db uxtb r3, r3 + 8003e60: f063 030e orn r3, r3, #14 + 8003e64: b2da uxtb r2, r3 + 8003e66: 68fb ldr r3, [r7, #12] + 8003e68: 681b ldr r3, [r3, #0] + 8003e6a: 611a str r2, [r3, #16] } /* Wait until ADDR flag is set */ if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) - 8003dc8: 683b ldr r3, [r7, #0] - 8003dca: 687a ldr r2, [r7, #4] - 8003dcc: 4907 ldr r1, [pc, #28] @ (8003dec ) - 8003dce: 68f8 ldr r0, [r7, #12] - 8003dd0: f000 f888 bl 8003ee4 - 8003dd4: 4603 mov r3, r0 - 8003dd6: 2b00 cmp r3, #0 - 8003dd8: d001 beq.n 8003dde + 8003e6c: 683b ldr r3, [r7, #0] + 8003e6e: 687a ldr r2, [r7, #4] + 8003e70: 4907 ldr r1, [pc, #28] @ (8003e90 ) + 8003e72: 68f8 ldr r0, [r7, #12] + 8003e74: f000 f888 bl 8003f88 + 8003e78: 4603 mov r3, r0 + 8003e7a: 2b00 cmp r3, #0 + 8003e7c: d001 beq.n 8003e82 { return HAL_ERROR; - 8003dda: 2301 movs r3, #1 - 8003ddc: e000 b.n 8003de0 + 8003e7e: 2301 movs r3, #1 + 8003e80: e000 b.n 8003e84 } return HAL_OK; - 8003dde: 2300 movs r3, #0 + 8003e82: 2300 movs r3, #0 } - 8003de0: 4618 mov r0, r3 - 8003de2: 3718 adds r7, #24 - 8003de4: 46bd mov sp, r7 - 8003de6: bd80 pop {r7, pc} - 8003de8: 00010008 .word 0x00010008 - 8003dec: 00010002 .word 0x00010002 + 8003e84: 4618 mov r0, r3 + 8003e86: 3718 adds r7, #24 + 8003e88: 46bd mov sp, r7 + 8003e8a: bd80 pop {r7, pc} + 8003e8c: 00010008 .word 0x00010008 + 8003e90: 00010002 .word 0x00010002 -08003df0 : +08003e94 : * @param Timeout Timeout duration * @param Tickstart Tick start value * @retval HAL status */ static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart) { - 8003df0: b580 push {r7, lr} - 8003df2: b084 sub sp, #16 - 8003df4: af00 add r7, sp, #0 - 8003df6: 60f8 str r0, [r7, #12] - 8003df8: 60b9 str r1, [r7, #8] - 8003dfa: 603b str r3, [r7, #0] - 8003dfc: 4613 mov r3, r2 - 8003dfe: 71fb strb r3, [r7, #7] + 8003e94: b580 push {r7, lr} + 8003e96: b084 sub sp, #16 + 8003e98: af00 add r7, sp, #0 + 8003e9a: 60f8 str r0, [r7, #12] + 8003e9c: 60b9 str r1, [r7, #8] + 8003e9e: 603b str r3, [r7, #0] + 8003ea0: 4613 mov r3, r2 + 8003ea2: 71fb strb r3, [r7, #7] /* Wait until flag is set */ while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status) - 8003e00: e048 b.n 8003e94 + 8003ea4: e048 b.n 8003f38 { /* Check for the Timeout */ if (Timeout != HAL_MAX_DELAY) - 8003e02: 683b ldr r3, [r7, #0] - 8003e04: f1b3 3fff cmp.w r3, #4294967295 - 8003e08: d044 beq.n 8003e94 + 8003ea6: 683b ldr r3, [r7, #0] + 8003ea8: f1b3 3fff cmp.w r3, #4294967295 + 8003eac: d044 beq.n 8003f38 { if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) - 8003e0a: f7fe fc4b bl 80026a4 - 8003e0e: 4602 mov r2, r0 - 8003e10: 69bb ldr r3, [r7, #24] - 8003e12: 1ad3 subs r3, r2, r3 - 8003e14: 683a ldr r2, [r7, #0] - 8003e16: 429a cmp r2, r3 - 8003e18: d302 bcc.n 8003e20 - 8003e1a: 683b ldr r3, [r7, #0] - 8003e1c: 2b00 cmp r3, #0 - 8003e1e: d139 bne.n 8003e94 + 8003eae: f7fe fc4b bl 8002748 + 8003eb2: 4602 mov r2, r0 + 8003eb4: 69bb ldr r3, [r7, #24] + 8003eb6: 1ad3 subs r3, r2, r3 + 8003eb8: 683a ldr r2, [r7, #0] + 8003eba: 429a cmp r2, r3 + 8003ebc: d302 bcc.n 8003ec4 + 8003ebe: 683b ldr r3, [r7, #0] + 8003ec0: 2b00 cmp r3, #0 + 8003ec2: d139 bne.n 8003f38 { if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)) - 8003e20: 68bb ldr r3, [r7, #8] - 8003e22: 0c1b lsrs r3, r3, #16 - 8003e24: b2db uxtb r3, r3 - 8003e26: 2b01 cmp r3, #1 - 8003e28: d10d bne.n 8003e46 - 8003e2a: 68fb ldr r3, [r7, #12] - 8003e2c: 681b ldr r3, [r3, #0] - 8003e2e: 695b ldr r3, [r3, #20] - 8003e30: 43da mvns r2, r3 - 8003e32: 68bb ldr r3, [r7, #8] - 8003e34: 4013 ands r3, r2 - 8003e36: b29b uxth r3, r3 - 8003e38: 2b00 cmp r3, #0 - 8003e3a: bf0c ite eq - 8003e3c: 2301 moveq r3, #1 - 8003e3e: 2300 movne r3, #0 - 8003e40: b2db uxtb r3, r3 - 8003e42: 461a mov r2, r3 - 8003e44: e00c b.n 8003e60 - 8003e46: 68fb ldr r3, [r7, #12] - 8003e48: 681b ldr r3, [r3, #0] - 8003e4a: 699b ldr r3, [r3, #24] - 8003e4c: 43da mvns r2, r3 - 8003e4e: 68bb ldr r3, [r7, #8] - 8003e50: 4013 ands r3, r2 - 8003e52: b29b uxth r3, r3 - 8003e54: 2b00 cmp r3, #0 - 8003e56: bf0c ite eq - 8003e58: 2301 moveq r3, #1 - 8003e5a: 2300 movne r3, #0 - 8003e5c: b2db uxtb r3, r3 - 8003e5e: 461a mov r2, r3 - 8003e60: 79fb ldrb r3, [r7, #7] - 8003e62: 429a cmp r2, r3 - 8003e64: d116 bne.n 8003e94 + 8003ec4: 68bb ldr r3, [r7, #8] + 8003ec6: 0c1b lsrs r3, r3, #16 + 8003ec8: b2db uxtb r3, r3 + 8003eca: 2b01 cmp r3, #1 + 8003ecc: d10d bne.n 8003eea + 8003ece: 68fb ldr r3, [r7, #12] + 8003ed0: 681b ldr r3, [r3, #0] + 8003ed2: 695b ldr r3, [r3, #20] + 8003ed4: 43da mvns r2, r3 + 8003ed6: 68bb ldr r3, [r7, #8] + 8003ed8: 4013 ands r3, r2 + 8003eda: b29b uxth r3, r3 + 8003edc: 2b00 cmp r3, #0 + 8003ede: bf0c ite eq + 8003ee0: 2301 moveq r3, #1 + 8003ee2: 2300 movne r3, #0 + 8003ee4: b2db uxtb r3, r3 + 8003ee6: 461a mov r2, r3 + 8003ee8: e00c b.n 8003f04 + 8003eea: 68fb ldr r3, [r7, #12] + 8003eec: 681b ldr r3, [r3, #0] + 8003eee: 699b ldr r3, [r3, #24] + 8003ef0: 43da mvns r2, r3 + 8003ef2: 68bb ldr r3, [r7, #8] + 8003ef4: 4013 ands r3, r2 + 8003ef6: b29b uxth r3, r3 + 8003ef8: 2b00 cmp r3, #0 + 8003efa: bf0c ite eq + 8003efc: 2301 moveq r3, #1 + 8003efe: 2300 movne r3, #0 + 8003f00: b2db uxtb r3, r3 + 8003f02: 461a mov r2, r3 + 8003f04: 79fb ldrb r3, [r7, #7] + 8003f06: 429a cmp r2, r3 + 8003f08: d116 bne.n 8003f38 { hi2c->PreviousState = I2C_STATE_NONE; - 8003e66: 68fb ldr r3, [r7, #12] - 8003e68: 2200 movs r2, #0 - 8003e6a: 631a str r2, [r3, #48] @ 0x30 + 8003f0a: 68fb ldr r3, [r7, #12] + 8003f0c: 2200 movs r2, #0 + 8003f0e: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 8003e6c: 68fb ldr r3, [r7, #12] - 8003e6e: 2220 movs r2, #32 - 8003e70: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8003f10: 68fb ldr r3, [r7, #12] + 8003f12: 2220 movs r2, #32 + 8003f14: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 8003e74: 68fb ldr r3, [r7, #12] - 8003e76: 2200 movs r2, #0 - 8003e78: f883 203e strb.w r2, [r3, #62] @ 0x3e + 8003f18: 68fb ldr r3, [r7, #12] + 8003f1a: 2200 movs r2, #0 + 8003f1c: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; - 8003e7c: 68fb ldr r3, [r7, #12] - 8003e7e: 6c1b ldr r3, [r3, #64] @ 0x40 - 8003e80: f043 0220 orr.w r2, r3, #32 - 8003e84: 68fb ldr r3, [r7, #12] - 8003e86: 641a str r2, [r3, #64] @ 0x40 + 8003f20: 68fb ldr r3, [r7, #12] + 8003f22: 6c1b ldr r3, [r3, #64] @ 0x40 + 8003f24: f043 0220 orr.w r2, r3, #32 + 8003f28: 68fb ldr r3, [r7, #12] + 8003f2a: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8003e88: 68fb ldr r3, [r7, #12] - 8003e8a: 2200 movs r2, #0 - 8003e8c: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8003f2c: 68fb ldr r3, [r7, #12] + 8003f2e: 2200 movs r2, #0 + 8003f30: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 8003e90: 2301 movs r3, #1 - 8003e92: e023 b.n 8003edc + 8003f34: 2301 movs r3, #1 + 8003f36: e023 b.n 8003f80 while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status) - 8003e94: 68bb ldr r3, [r7, #8] - 8003e96: 0c1b lsrs r3, r3, #16 - 8003e98: b2db uxtb r3, r3 - 8003e9a: 2b01 cmp r3, #1 - 8003e9c: d10d bne.n 8003eba - 8003e9e: 68fb ldr r3, [r7, #12] - 8003ea0: 681b ldr r3, [r3, #0] - 8003ea2: 695b ldr r3, [r3, #20] - 8003ea4: 43da mvns r2, r3 - 8003ea6: 68bb ldr r3, [r7, #8] - 8003ea8: 4013 ands r3, r2 - 8003eaa: b29b uxth r3, r3 - 8003eac: 2b00 cmp r3, #0 - 8003eae: bf0c ite eq - 8003eb0: 2301 moveq r3, #1 - 8003eb2: 2300 movne r3, #0 - 8003eb4: b2db uxtb r3, r3 - 8003eb6: 461a mov r2, r3 - 8003eb8: e00c b.n 8003ed4 - 8003eba: 68fb ldr r3, [r7, #12] - 8003ebc: 681b ldr r3, [r3, #0] - 8003ebe: 699b ldr r3, [r3, #24] - 8003ec0: 43da mvns r2, r3 - 8003ec2: 68bb ldr r3, [r7, #8] - 8003ec4: 4013 ands r3, r2 - 8003ec6: b29b uxth r3, r3 - 8003ec8: 2b00 cmp r3, #0 - 8003eca: bf0c ite eq - 8003ecc: 2301 moveq r3, #1 - 8003ece: 2300 movne r3, #0 - 8003ed0: b2db uxtb r3, r3 - 8003ed2: 461a mov r2, r3 - 8003ed4: 79fb ldrb r3, [r7, #7] - 8003ed6: 429a cmp r2, r3 - 8003ed8: d093 beq.n 8003e02 + 8003f38: 68bb ldr r3, [r7, #8] + 8003f3a: 0c1b lsrs r3, r3, #16 + 8003f3c: b2db uxtb r3, r3 + 8003f3e: 2b01 cmp r3, #1 + 8003f40: d10d bne.n 8003f5e + 8003f42: 68fb ldr r3, [r7, #12] + 8003f44: 681b ldr r3, [r3, #0] + 8003f46: 695b ldr r3, [r3, #20] + 8003f48: 43da mvns r2, r3 + 8003f4a: 68bb ldr r3, [r7, #8] + 8003f4c: 4013 ands r3, r2 + 8003f4e: b29b uxth r3, r3 + 8003f50: 2b00 cmp r3, #0 + 8003f52: bf0c ite eq + 8003f54: 2301 moveq r3, #1 + 8003f56: 2300 movne r3, #0 + 8003f58: b2db uxtb r3, r3 + 8003f5a: 461a mov r2, r3 + 8003f5c: e00c b.n 8003f78 + 8003f5e: 68fb ldr r3, [r7, #12] + 8003f60: 681b ldr r3, [r3, #0] + 8003f62: 699b ldr r3, [r3, #24] + 8003f64: 43da mvns r2, r3 + 8003f66: 68bb ldr r3, [r7, #8] + 8003f68: 4013 ands r3, r2 + 8003f6a: b29b uxth r3, r3 + 8003f6c: 2b00 cmp r3, #0 + 8003f6e: bf0c ite eq + 8003f70: 2301 moveq r3, #1 + 8003f72: 2300 movne r3, #0 + 8003f74: b2db uxtb r3, r3 + 8003f76: 461a mov r2, r3 + 8003f78: 79fb ldrb r3, [r7, #7] + 8003f7a: 429a cmp r2, r3 + 8003f7c: d093 beq.n 8003ea6 } } } } return HAL_OK; - 8003eda: 2300 movs r3, #0 + 8003f7e: 2300 movs r3, #0 } - 8003edc: 4618 mov r0, r3 - 8003ede: 3710 adds r7, #16 - 8003ee0: 46bd mov sp, r7 - 8003ee2: bd80 pop {r7, pc} + 8003f80: 4618 mov r0, r3 + 8003f82: 3710 adds r7, #16 + 8003f84: 46bd mov sp, r7 + 8003f86: bd80 pop {r7, pc} -08003ee4 : +08003f88 : * @param Timeout Timeout duration * @param Tickstart Tick start value * @retval HAL status */ static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart) { - 8003ee4: b580 push {r7, lr} - 8003ee6: b084 sub sp, #16 - 8003ee8: af00 add r7, sp, #0 - 8003eea: 60f8 str r0, [r7, #12] - 8003eec: 60b9 str r1, [r7, #8] - 8003eee: 607a str r2, [r7, #4] - 8003ef0: 603b str r3, [r7, #0] + 8003f88: b580 push {r7, lr} + 8003f8a: b084 sub sp, #16 + 8003f8c: af00 add r7, sp, #0 + 8003f8e: 60f8 str r0, [r7, #12] + 8003f90: 60b9 str r1, [r7, #8] + 8003f92: 607a str r2, [r7, #4] + 8003f94: 603b str r3, [r7, #0] while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) - 8003ef2: e071 b.n 8003fd8 + 8003f96: e071 b.n 800407c { if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) - 8003ef4: 68fb ldr r3, [r7, #12] - 8003ef6: 681b ldr r3, [r3, #0] - 8003ef8: 695b ldr r3, [r3, #20] - 8003efa: f403 6380 and.w r3, r3, #1024 @ 0x400 - 8003efe: f5b3 6f80 cmp.w r3, #1024 @ 0x400 - 8003f02: d123 bne.n 8003f4c + 8003f98: 68fb ldr r3, [r7, #12] + 8003f9a: 681b ldr r3, [r3, #0] + 8003f9c: 695b ldr r3, [r3, #20] + 8003f9e: f403 6380 and.w r3, r3, #1024 @ 0x400 + 8003fa2: f5b3 6f80 cmp.w r3, #1024 @ 0x400 + 8003fa6: d123 bne.n 8003ff0 { /* Generate Stop */ SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP); - 8003f04: 68fb ldr r3, [r7, #12] - 8003f06: 681b ldr r3, [r3, #0] - 8003f08: 681a ldr r2, [r3, #0] - 8003f0a: 68fb ldr r3, [r7, #12] - 8003f0c: 681b ldr r3, [r3, #0] - 8003f0e: f442 7200 orr.w r2, r2, #512 @ 0x200 - 8003f12: 601a str r2, [r3, #0] + 8003fa8: 68fb ldr r3, [r7, #12] + 8003faa: 681b ldr r3, [r3, #0] + 8003fac: 681a ldr r2, [r3, #0] + 8003fae: 68fb ldr r3, [r7, #12] + 8003fb0: 681b ldr r3, [r3, #0] + 8003fb2: f442 7200 orr.w r2, r2, #512 @ 0x200 + 8003fb6: 601a str r2, [r3, #0] /* Clear AF Flag */ __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); - 8003f14: 68fb ldr r3, [r7, #12] - 8003f16: 681b ldr r3, [r3, #0] - 8003f18: f46f 6280 mvn.w r2, #1024 @ 0x400 - 8003f1c: 615a str r2, [r3, #20] + 8003fb8: 68fb ldr r3, [r7, #12] + 8003fba: 681b ldr r3, [r3, #0] + 8003fbc: f46f 6280 mvn.w r2, #1024 @ 0x400 + 8003fc0: 615a str r2, [r3, #20] hi2c->PreviousState = I2C_STATE_NONE; - 8003f1e: 68fb ldr r3, [r7, #12] - 8003f20: 2200 movs r2, #0 - 8003f22: 631a str r2, [r3, #48] @ 0x30 + 8003fc2: 68fb ldr r3, [r7, #12] + 8003fc4: 2200 movs r2, #0 + 8003fc6: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 8003f24: 68fb ldr r3, [r7, #12] - 8003f26: 2220 movs r2, #32 - 8003f28: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8003fc8: 68fb ldr r3, [r7, #12] + 8003fca: 2220 movs r2, #32 + 8003fcc: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 8003f2c: 68fb ldr r3, [r7, #12] - 8003f2e: 2200 movs r2, #0 - 8003f30: f883 203e strb.w r2, [r3, #62] @ 0x3e + 8003fd0: 68fb ldr r3, [r7, #12] + 8003fd2: 2200 movs r2, #0 + 8003fd4: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_AF; - 8003f34: 68fb ldr r3, [r7, #12] - 8003f36: 6c1b ldr r3, [r3, #64] @ 0x40 - 8003f38: f043 0204 orr.w r2, r3, #4 - 8003f3c: 68fb ldr r3, [r7, #12] - 8003f3e: 641a str r2, [r3, #64] @ 0x40 + 8003fd8: 68fb ldr r3, [r7, #12] + 8003fda: 6c1b ldr r3, [r3, #64] @ 0x40 + 8003fdc: f043 0204 orr.w r2, r3, #4 + 8003fe0: 68fb ldr r3, [r7, #12] + 8003fe2: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8003f40: 68fb ldr r3, [r7, #12] - 8003f42: 2200 movs r2, #0 - 8003f44: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8003fe4: 68fb ldr r3, [r7, #12] + 8003fe6: 2200 movs r2, #0 + 8003fe8: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 8003f48: 2301 movs r3, #1 - 8003f4a: e067 b.n 800401c + 8003fec: 2301 movs r3, #1 + 8003fee: e067 b.n 80040c0 } /* Check for the Timeout */ if (Timeout != HAL_MAX_DELAY) - 8003f4c: 687b ldr r3, [r7, #4] - 8003f4e: f1b3 3fff cmp.w r3, #4294967295 - 8003f52: d041 beq.n 8003fd8 + 8003ff0: 687b ldr r3, [r7, #4] + 8003ff2: f1b3 3fff cmp.w r3, #4294967295 + 8003ff6: d041 beq.n 800407c { if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) - 8003f54: f7fe fba6 bl 80026a4 - 8003f58: 4602 mov r2, r0 - 8003f5a: 683b ldr r3, [r7, #0] - 8003f5c: 1ad3 subs r3, r2, r3 - 8003f5e: 687a ldr r2, [r7, #4] - 8003f60: 429a cmp r2, r3 - 8003f62: d302 bcc.n 8003f6a - 8003f64: 687b ldr r3, [r7, #4] - 8003f66: 2b00 cmp r3, #0 - 8003f68: d136 bne.n 8003fd8 + 8003ff8: f7fe fba6 bl 8002748 + 8003ffc: 4602 mov r2, r0 + 8003ffe: 683b ldr r3, [r7, #0] + 8004000: 1ad3 subs r3, r2, r3 + 8004002: 687a ldr r2, [r7, #4] + 8004004: 429a cmp r2, r3 + 8004006: d302 bcc.n 800400e + 8004008: 687b ldr r3, [r7, #4] + 800400a: 2b00 cmp r3, #0 + 800400c: d136 bne.n 800407c { if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)) - 8003f6a: 68bb ldr r3, [r7, #8] - 8003f6c: 0c1b lsrs r3, r3, #16 - 8003f6e: b2db uxtb r3, r3 - 8003f70: 2b01 cmp r3, #1 - 8003f72: d10c bne.n 8003f8e - 8003f74: 68fb ldr r3, [r7, #12] - 8003f76: 681b ldr r3, [r3, #0] - 8003f78: 695b ldr r3, [r3, #20] - 8003f7a: 43da mvns r2, r3 - 8003f7c: 68bb ldr r3, [r7, #8] - 8003f7e: 4013 ands r3, r2 - 8003f80: b29b uxth r3, r3 - 8003f82: 2b00 cmp r3, #0 - 8003f84: bf14 ite ne - 8003f86: 2301 movne r3, #1 - 8003f88: 2300 moveq r3, #0 - 8003f8a: b2db uxtb r3, r3 - 8003f8c: e00b b.n 8003fa6 - 8003f8e: 68fb ldr r3, [r7, #12] - 8003f90: 681b ldr r3, [r3, #0] - 8003f92: 699b ldr r3, [r3, #24] - 8003f94: 43da mvns r2, r3 - 8003f96: 68bb ldr r3, [r7, #8] - 8003f98: 4013 ands r3, r2 - 8003f9a: b29b uxth r3, r3 - 8003f9c: 2b00 cmp r3, #0 - 8003f9e: bf14 ite ne - 8003fa0: 2301 movne r3, #1 - 8003fa2: 2300 moveq r3, #0 - 8003fa4: b2db uxtb r3, r3 - 8003fa6: 2b00 cmp r3, #0 - 8003fa8: d016 beq.n 8003fd8 + 800400e: 68bb ldr r3, [r7, #8] + 8004010: 0c1b lsrs r3, r3, #16 + 8004012: b2db uxtb r3, r3 + 8004014: 2b01 cmp r3, #1 + 8004016: d10c bne.n 8004032 + 8004018: 68fb ldr r3, [r7, #12] + 800401a: 681b ldr r3, [r3, #0] + 800401c: 695b ldr r3, [r3, #20] + 800401e: 43da mvns r2, r3 + 8004020: 68bb ldr r3, [r7, #8] + 8004022: 4013 ands r3, r2 + 8004024: b29b uxth r3, r3 + 8004026: 2b00 cmp r3, #0 + 8004028: bf14 ite ne + 800402a: 2301 movne r3, #1 + 800402c: 2300 moveq r3, #0 + 800402e: b2db uxtb r3, r3 + 8004030: e00b b.n 800404a + 8004032: 68fb ldr r3, [r7, #12] + 8004034: 681b ldr r3, [r3, #0] + 8004036: 699b ldr r3, [r3, #24] + 8004038: 43da mvns r2, r3 + 800403a: 68bb ldr r3, [r7, #8] + 800403c: 4013 ands r3, r2 + 800403e: b29b uxth r3, r3 + 8004040: 2b00 cmp r3, #0 + 8004042: bf14 ite ne + 8004044: 2301 movne r3, #1 + 8004046: 2300 moveq r3, #0 + 8004048: b2db uxtb r3, r3 + 800404a: 2b00 cmp r3, #0 + 800404c: d016 beq.n 800407c { hi2c->PreviousState = I2C_STATE_NONE; - 8003faa: 68fb ldr r3, [r7, #12] - 8003fac: 2200 movs r2, #0 - 8003fae: 631a str r2, [r3, #48] @ 0x30 + 800404e: 68fb ldr r3, [r7, #12] + 8004050: 2200 movs r2, #0 + 8004052: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 8003fb0: 68fb ldr r3, [r7, #12] - 8003fb2: 2220 movs r2, #32 - 8003fb4: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004054: 68fb ldr r3, [r7, #12] + 8004056: 2220 movs r2, #32 + 8004058: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 8003fb8: 68fb ldr r3, [r7, #12] - 8003fba: 2200 movs r2, #0 - 8003fbc: f883 203e strb.w r2, [r3, #62] @ 0x3e + 800405c: 68fb ldr r3, [r7, #12] + 800405e: 2200 movs r2, #0 + 8004060: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; - 8003fc0: 68fb ldr r3, [r7, #12] - 8003fc2: 6c1b ldr r3, [r3, #64] @ 0x40 - 8003fc4: f043 0220 orr.w r2, r3, #32 - 8003fc8: 68fb ldr r3, [r7, #12] - 8003fca: 641a str r2, [r3, #64] @ 0x40 + 8004064: 68fb ldr r3, [r7, #12] + 8004066: 6c1b ldr r3, [r3, #64] @ 0x40 + 8004068: f043 0220 orr.w r2, r3, #32 + 800406c: 68fb ldr r3, [r7, #12] + 800406e: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8003fcc: 68fb ldr r3, [r7, #12] - 8003fce: 2200 movs r2, #0 - 8003fd0: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8004070: 68fb ldr r3, [r7, #12] + 8004072: 2200 movs r2, #0 + 8004074: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 8003fd4: 2301 movs r3, #1 - 8003fd6: e021 b.n 800401c + 8004078: 2301 movs r3, #1 + 800407a: e021 b.n 80040c0 while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) - 8003fd8: 68bb ldr r3, [r7, #8] - 8003fda: 0c1b lsrs r3, r3, #16 - 8003fdc: b2db uxtb r3, r3 - 8003fde: 2b01 cmp r3, #1 - 8003fe0: d10c bne.n 8003ffc - 8003fe2: 68fb ldr r3, [r7, #12] - 8003fe4: 681b ldr r3, [r3, #0] - 8003fe6: 695b ldr r3, [r3, #20] - 8003fe8: 43da mvns r2, r3 - 8003fea: 68bb ldr r3, [r7, #8] - 8003fec: 4013 ands r3, r2 - 8003fee: b29b uxth r3, r3 - 8003ff0: 2b00 cmp r3, #0 - 8003ff2: bf14 ite ne - 8003ff4: 2301 movne r3, #1 - 8003ff6: 2300 moveq r3, #0 - 8003ff8: b2db uxtb r3, r3 - 8003ffa: e00b b.n 8004014 - 8003ffc: 68fb ldr r3, [r7, #12] - 8003ffe: 681b ldr r3, [r3, #0] - 8004000: 699b ldr r3, [r3, #24] - 8004002: 43da mvns r2, r3 - 8004004: 68bb ldr r3, [r7, #8] - 8004006: 4013 ands r3, r2 - 8004008: b29b uxth r3, r3 - 800400a: 2b00 cmp r3, #0 - 800400c: bf14 ite ne - 800400e: 2301 movne r3, #1 - 8004010: 2300 moveq r3, #0 - 8004012: b2db uxtb r3, r3 - 8004014: 2b00 cmp r3, #0 - 8004016: f47f af6d bne.w 8003ef4 + 800407c: 68bb ldr r3, [r7, #8] + 800407e: 0c1b lsrs r3, r3, #16 + 8004080: b2db uxtb r3, r3 + 8004082: 2b01 cmp r3, #1 + 8004084: d10c bne.n 80040a0 + 8004086: 68fb ldr r3, [r7, #12] + 8004088: 681b ldr r3, [r3, #0] + 800408a: 695b ldr r3, [r3, #20] + 800408c: 43da mvns r2, r3 + 800408e: 68bb ldr r3, [r7, #8] + 8004090: 4013 ands r3, r2 + 8004092: b29b uxth r3, r3 + 8004094: 2b00 cmp r3, #0 + 8004096: bf14 ite ne + 8004098: 2301 movne r3, #1 + 800409a: 2300 moveq r3, #0 + 800409c: b2db uxtb r3, r3 + 800409e: e00b b.n 80040b8 + 80040a0: 68fb ldr r3, [r7, #12] + 80040a2: 681b ldr r3, [r3, #0] + 80040a4: 699b ldr r3, [r3, #24] + 80040a6: 43da mvns r2, r3 + 80040a8: 68bb ldr r3, [r7, #8] + 80040aa: 4013 ands r3, r2 + 80040ac: b29b uxth r3, r3 + 80040ae: 2b00 cmp r3, #0 + 80040b0: bf14 ite ne + 80040b2: 2301 movne r3, #1 + 80040b4: 2300 moveq r3, #0 + 80040b6: b2db uxtb r3, r3 + 80040b8: 2b00 cmp r3, #0 + 80040ba: f47f af6d bne.w 8003f98 } } } } return HAL_OK; - 800401a: 2300 movs r3, #0 + 80040be: 2300 movs r3, #0 } - 800401c: 4618 mov r0, r3 - 800401e: 3710 adds r7, #16 - 8004020: 46bd mov sp, r7 - 8004022: bd80 pop {r7, pc} + 80040c0: 4618 mov r0, r3 + 80040c2: 3710 adds r7, #16 + 80040c4: 46bd mov sp, r7 + 80040c6: bd80 pop {r7, pc} -08004024 : +080040c8 : * @param Timeout Timeout duration * @param Tickstart Tick start value * @retval HAL status */ static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) { - 8004024: b580 push {r7, lr} - 8004026: b084 sub sp, #16 - 8004028: af00 add r7, sp, #0 - 800402a: 60f8 str r0, [r7, #12] - 800402c: 60b9 str r1, [r7, #8] - 800402e: 607a str r2, [r7, #4] + 80040c8: b580 push {r7, lr} + 80040ca: b084 sub sp, #16 + 80040cc: af00 add r7, sp, #0 + 80040ce: 60f8 str r0, [r7, #12] + 80040d0: 60b9 str r1, [r7, #8] + 80040d2: 607a str r2, [r7, #4] while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) - 8004030: e034 b.n 800409c + 80040d4: e034 b.n 8004140 { /* Check if a NACK is detected */ if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK) - 8004032: 68f8 ldr r0, [r7, #12] - 8004034: f000 f8e3 bl 80041fe - 8004038: 4603 mov r3, r0 - 800403a: 2b00 cmp r3, #0 - 800403c: d001 beq.n 8004042 + 80040d6: 68f8 ldr r0, [r7, #12] + 80040d8: f000 f8e3 bl 80042a2 + 80040dc: 4603 mov r3, r0 + 80040de: 2b00 cmp r3, #0 + 80040e0: d001 beq.n 80040e6 { return HAL_ERROR; - 800403e: 2301 movs r3, #1 - 8004040: e034 b.n 80040ac + 80040e2: 2301 movs r3, #1 + 80040e4: e034 b.n 8004150 } /* Check for the Timeout */ if (Timeout != HAL_MAX_DELAY) - 8004042: 68bb ldr r3, [r7, #8] - 8004044: f1b3 3fff cmp.w r3, #4294967295 - 8004048: d028 beq.n 800409c + 80040e6: 68bb ldr r3, [r7, #8] + 80040e8: f1b3 3fff cmp.w r3, #4294967295 + 80040ec: d028 beq.n 8004140 { if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) - 800404a: f7fe fb2b bl 80026a4 - 800404e: 4602 mov r2, r0 - 8004050: 687b ldr r3, [r7, #4] - 8004052: 1ad3 subs r3, r2, r3 - 8004054: 68ba ldr r2, [r7, #8] - 8004056: 429a cmp r2, r3 - 8004058: d302 bcc.n 8004060 - 800405a: 68bb ldr r3, [r7, #8] - 800405c: 2b00 cmp r3, #0 - 800405e: d11d bne.n 800409c + 80040ee: f7fe fb2b bl 8002748 + 80040f2: 4602 mov r2, r0 + 80040f4: 687b ldr r3, [r7, #4] + 80040f6: 1ad3 subs r3, r2, r3 + 80040f8: 68ba ldr r2, [r7, #8] + 80040fa: 429a cmp r2, r3 + 80040fc: d302 bcc.n 8004104 + 80040fe: 68bb ldr r3, [r7, #8] + 8004100: 2b00 cmp r3, #0 + 8004102: d11d bne.n 8004140 { if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)) - 8004060: 68fb ldr r3, [r7, #12] - 8004062: 681b ldr r3, [r3, #0] - 8004064: 695b ldr r3, [r3, #20] - 8004066: f003 0380 and.w r3, r3, #128 @ 0x80 - 800406a: 2b80 cmp r3, #128 @ 0x80 - 800406c: d016 beq.n 800409c + 8004104: 68fb ldr r3, [r7, #12] + 8004106: 681b ldr r3, [r3, #0] + 8004108: 695b ldr r3, [r3, #20] + 800410a: f003 0380 and.w r3, r3, #128 @ 0x80 + 800410e: 2b80 cmp r3, #128 @ 0x80 + 8004110: d016 beq.n 8004140 { hi2c->PreviousState = I2C_STATE_NONE; - 800406e: 68fb ldr r3, [r7, #12] - 8004070: 2200 movs r2, #0 - 8004072: 631a str r2, [r3, #48] @ 0x30 + 8004112: 68fb ldr r3, [r7, #12] + 8004114: 2200 movs r2, #0 + 8004116: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 8004074: 68fb ldr r3, [r7, #12] - 8004076: 2220 movs r2, #32 - 8004078: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004118: 68fb ldr r3, [r7, #12] + 800411a: 2220 movs r2, #32 + 800411c: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 800407c: 68fb ldr r3, [r7, #12] - 800407e: 2200 movs r2, #0 - 8004080: f883 203e strb.w r2, [r3, #62] @ 0x3e + 8004120: 68fb ldr r3, [r7, #12] + 8004122: 2200 movs r2, #0 + 8004124: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; - 8004084: 68fb ldr r3, [r7, #12] - 8004086: 6c1b ldr r3, [r3, #64] @ 0x40 - 8004088: f043 0220 orr.w r2, r3, #32 - 800408c: 68fb ldr r3, [r7, #12] - 800408e: 641a str r2, [r3, #64] @ 0x40 + 8004128: 68fb ldr r3, [r7, #12] + 800412a: 6c1b ldr r3, [r3, #64] @ 0x40 + 800412c: f043 0220 orr.w r2, r3, #32 + 8004130: 68fb ldr r3, [r7, #12] + 8004132: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8004090: 68fb ldr r3, [r7, #12] - 8004092: 2200 movs r2, #0 - 8004094: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8004134: 68fb ldr r3, [r7, #12] + 8004136: 2200 movs r2, #0 + 8004138: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 8004098: 2301 movs r3, #1 - 800409a: e007 b.n 80040ac + 800413c: 2301 movs r3, #1 + 800413e: e007 b.n 8004150 while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) - 800409c: 68fb ldr r3, [r7, #12] - 800409e: 681b ldr r3, [r3, #0] - 80040a0: 695b ldr r3, [r3, #20] - 80040a2: f003 0380 and.w r3, r3, #128 @ 0x80 - 80040a6: 2b80 cmp r3, #128 @ 0x80 - 80040a8: d1c3 bne.n 8004032 + 8004140: 68fb ldr r3, [r7, #12] + 8004142: 681b ldr r3, [r3, #0] + 8004144: 695b ldr r3, [r3, #20] + 8004146: f003 0380 and.w r3, r3, #128 @ 0x80 + 800414a: 2b80 cmp r3, #128 @ 0x80 + 800414c: d1c3 bne.n 80040d6 } } } } return HAL_OK; - 80040aa: 2300 movs r3, #0 + 800414e: 2300 movs r3, #0 } - 80040ac: 4618 mov r0, r3 - 80040ae: 3710 adds r7, #16 - 80040b0: 46bd mov sp, r7 - 80040b2: bd80 pop {r7, pc} + 8004150: 4618 mov r0, r3 + 8004152: 3710 adds r7, #16 + 8004154: 46bd mov sp, r7 + 8004156: bd80 pop {r7, pc} -080040b4 : +08004158 : * @param Timeout Timeout duration * @param Tickstart Tick start value * @retval HAL status */ static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) { - 80040b4: b580 push {r7, lr} - 80040b6: b084 sub sp, #16 - 80040b8: af00 add r7, sp, #0 - 80040ba: 60f8 str r0, [r7, #12] - 80040bc: 60b9 str r1, [r7, #8] - 80040be: 607a str r2, [r7, #4] + 8004158: b580 push {r7, lr} + 800415a: b084 sub sp, #16 + 800415c: af00 add r7, sp, #0 + 800415e: 60f8 str r0, [r7, #12] + 8004160: 60b9 str r1, [r7, #8] + 8004162: 607a str r2, [r7, #4] while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET) - 80040c0: e034 b.n 800412c + 8004164: e034 b.n 80041d0 { /* Check if a NACK is detected */ if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK) - 80040c2: 68f8 ldr r0, [r7, #12] - 80040c4: f000 f89b bl 80041fe - 80040c8: 4603 mov r3, r0 - 80040ca: 2b00 cmp r3, #0 - 80040cc: d001 beq.n 80040d2 + 8004166: 68f8 ldr r0, [r7, #12] + 8004168: f000 f89b bl 80042a2 + 800416c: 4603 mov r3, r0 + 800416e: 2b00 cmp r3, #0 + 8004170: d001 beq.n 8004176 { return HAL_ERROR; - 80040ce: 2301 movs r3, #1 - 80040d0: e034 b.n 800413c + 8004172: 2301 movs r3, #1 + 8004174: e034 b.n 80041e0 } /* Check for the Timeout */ if (Timeout != HAL_MAX_DELAY) - 80040d2: 68bb ldr r3, [r7, #8] - 80040d4: f1b3 3fff cmp.w r3, #4294967295 - 80040d8: d028 beq.n 800412c + 8004176: 68bb ldr r3, [r7, #8] + 8004178: f1b3 3fff cmp.w r3, #4294967295 + 800417c: d028 beq.n 80041d0 { if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) - 80040da: f7fe fae3 bl 80026a4 - 80040de: 4602 mov r2, r0 - 80040e0: 687b ldr r3, [r7, #4] - 80040e2: 1ad3 subs r3, r2, r3 - 80040e4: 68ba ldr r2, [r7, #8] - 80040e6: 429a cmp r2, r3 - 80040e8: d302 bcc.n 80040f0 - 80040ea: 68bb ldr r3, [r7, #8] - 80040ec: 2b00 cmp r3, #0 - 80040ee: d11d bne.n 800412c + 800417e: f7fe fae3 bl 8002748 + 8004182: 4602 mov r2, r0 + 8004184: 687b ldr r3, [r7, #4] + 8004186: 1ad3 subs r3, r2, r3 + 8004188: 68ba ldr r2, [r7, #8] + 800418a: 429a cmp r2, r3 + 800418c: d302 bcc.n 8004194 + 800418e: 68bb ldr r3, [r7, #8] + 8004190: 2b00 cmp r3, #0 + 8004192: d11d bne.n 80041d0 { if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)) - 80040f0: 68fb ldr r3, [r7, #12] - 80040f2: 681b ldr r3, [r3, #0] - 80040f4: 695b ldr r3, [r3, #20] - 80040f6: f003 0304 and.w r3, r3, #4 - 80040fa: 2b04 cmp r3, #4 - 80040fc: d016 beq.n 800412c + 8004194: 68fb ldr r3, [r7, #12] + 8004196: 681b ldr r3, [r3, #0] + 8004198: 695b ldr r3, [r3, #20] + 800419a: f003 0304 and.w r3, r3, #4 + 800419e: 2b04 cmp r3, #4 + 80041a0: d016 beq.n 80041d0 { hi2c->PreviousState = I2C_STATE_NONE; - 80040fe: 68fb ldr r3, [r7, #12] - 8004100: 2200 movs r2, #0 - 8004102: 631a str r2, [r3, #48] @ 0x30 + 80041a2: 68fb ldr r3, [r7, #12] + 80041a4: 2200 movs r2, #0 + 80041a6: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 8004104: 68fb ldr r3, [r7, #12] - 8004106: 2220 movs r2, #32 - 8004108: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80041a8: 68fb ldr r3, [r7, #12] + 80041aa: 2220 movs r2, #32 + 80041ac: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 800410c: 68fb ldr r3, [r7, #12] - 800410e: 2200 movs r2, #0 - 8004110: f883 203e strb.w r2, [r3, #62] @ 0x3e + 80041b0: 68fb ldr r3, [r7, #12] + 80041b2: 2200 movs r2, #0 + 80041b4: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; - 8004114: 68fb ldr r3, [r7, #12] - 8004116: 6c1b ldr r3, [r3, #64] @ 0x40 - 8004118: f043 0220 orr.w r2, r3, #32 - 800411c: 68fb ldr r3, [r7, #12] - 800411e: 641a str r2, [r3, #64] @ 0x40 + 80041b8: 68fb ldr r3, [r7, #12] + 80041ba: 6c1b ldr r3, [r3, #64] @ 0x40 + 80041bc: f043 0220 orr.w r2, r3, #32 + 80041c0: 68fb ldr r3, [r7, #12] + 80041c2: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8004120: 68fb ldr r3, [r7, #12] - 8004122: 2200 movs r2, #0 - 8004124: f883 203c strb.w r2, [r3, #60] @ 0x3c + 80041c4: 68fb ldr r3, [r7, #12] + 80041c6: 2200 movs r2, #0 + 80041c8: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 8004128: 2301 movs r3, #1 - 800412a: e007 b.n 800413c + 80041cc: 2301 movs r3, #1 + 80041ce: e007 b.n 80041e0 while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET) - 800412c: 68fb ldr r3, [r7, #12] - 800412e: 681b ldr r3, [r3, #0] - 8004130: 695b ldr r3, [r3, #20] - 8004132: f003 0304 and.w r3, r3, #4 - 8004136: 2b04 cmp r3, #4 - 8004138: d1c3 bne.n 80040c2 + 80041d0: 68fb ldr r3, [r7, #12] + 80041d2: 681b ldr r3, [r3, #0] + 80041d4: 695b ldr r3, [r3, #20] + 80041d6: f003 0304 and.w r3, r3, #4 + 80041da: 2b04 cmp r3, #4 + 80041dc: d1c3 bne.n 8004166 } } } } return HAL_OK; - 800413a: 2300 movs r3, #0 + 80041de: 2300 movs r3, #0 } - 800413c: 4618 mov r0, r3 - 800413e: 3710 adds r7, #16 - 8004140: 46bd mov sp, r7 - 8004142: bd80 pop {r7, pc} + 80041e0: 4618 mov r0, r3 + 80041e2: 3710 adds r7, #16 + 80041e4: 46bd mov sp, r7 + 80041e6: bd80 pop {r7, pc} -08004144 : +080041e8 : * @param Timeout Timeout duration * @param Tickstart Tick start value * @retval HAL status */ static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) { - 8004144: b580 push {r7, lr} - 8004146: b084 sub sp, #16 - 8004148: af00 add r7, sp, #0 - 800414a: 60f8 str r0, [r7, #12] - 800414c: 60b9 str r1, [r7, #8] - 800414e: 607a str r2, [r7, #4] + 80041e8: b580 push {r7, lr} + 80041ea: b084 sub sp, #16 + 80041ec: af00 add r7, sp, #0 + 80041ee: 60f8 str r0, [r7, #12] + 80041f0: 60b9 str r1, [r7, #8] + 80041f2: 607a str r2, [r7, #4] while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) - 8004150: e049 b.n 80041e6 + 80041f4: e049 b.n 800428a { /* Check if a STOPF is detected */ if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) - 8004152: 68fb ldr r3, [r7, #12] - 8004154: 681b ldr r3, [r3, #0] - 8004156: 695b ldr r3, [r3, #20] - 8004158: f003 0310 and.w r3, r3, #16 - 800415c: 2b10 cmp r3, #16 - 800415e: d119 bne.n 8004194 + 80041f6: 68fb ldr r3, [r7, #12] + 80041f8: 681b ldr r3, [r3, #0] + 80041fa: 695b ldr r3, [r3, #20] + 80041fc: f003 0310 and.w r3, r3, #16 + 8004200: 2b10 cmp r3, #16 + 8004202: d119 bne.n 8004238 { /* Clear STOP Flag */ __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); - 8004160: 68fb ldr r3, [r7, #12] - 8004162: 681b ldr r3, [r3, #0] - 8004164: f06f 0210 mvn.w r2, #16 - 8004168: 615a str r2, [r3, #20] + 8004204: 68fb ldr r3, [r7, #12] + 8004206: 681b ldr r3, [r3, #0] + 8004208: f06f 0210 mvn.w r2, #16 + 800420c: 615a str r2, [r3, #20] hi2c->PreviousState = I2C_STATE_NONE; - 800416a: 68fb ldr r3, [r7, #12] - 800416c: 2200 movs r2, #0 - 800416e: 631a str r2, [r3, #48] @ 0x30 + 800420e: 68fb ldr r3, [r7, #12] + 8004210: 2200 movs r2, #0 + 8004212: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 8004170: 68fb ldr r3, [r7, #12] - 8004172: 2220 movs r2, #32 - 8004174: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004214: 68fb ldr r3, [r7, #12] + 8004216: 2220 movs r2, #32 + 8004218: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 8004178: 68fb ldr r3, [r7, #12] - 800417a: 2200 movs r2, #0 - 800417c: f883 203e strb.w r2, [r3, #62] @ 0x3e + 800421c: 68fb ldr r3, [r7, #12] + 800421e: 2200 movs r2, #0 + 8004220: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_NONE; - 8004180: 68fb ldr r3, [r7, #12] - 8004182: 6c1a ldr r2, [r3, #64] @ 0x40 - 8004184: 68fb ldr r3, [r7, #12] - 8004186: 641a str r2, [r3, #64] @ 0x40 + 8004224: 68fb ldr r3, [r7, #12] + 8004226: 6c1a ldr r2, [r3, #64] @ 0x40 + 8004228: 68fb ldr r3, [r7, #12] + 800422a: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8004188: 68fb ldr r3, [r7, #12] - 800418a: 2200 movs r2, #0 - 800418c: f883 203c strb.w r2, [r3, #60] @ 0x3c + 800422c: 68fb ldr r3, [r7, #12] + 800422e: 2200 movs r2, #0 + 8004230: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 8004190: 2301 movs r3, #1 - 8004192: e030 b.n 80041f6 + 8004234: 2301 movs r3, #1 + 8004236: e030 b.n 800429a } /* Check for the Timeout */ if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) - 8004194: f7fe fa86 bl 80026a4 - 8004198: 4602 mov r2, r0 - 800419a: 687b ldr r3, [r7, #4] - 800419c: 1ad3 subs r3, r2, r3 - 800419e: 68ba ldr r2, [r7, #8] - 80041a0: 429a cmp r2, r3 - 80041a2: d302 bcc.n 80041aa - 80041a4: 68bb ldr r3, [r7, #8] - 80041a6: 2b00 cmp r3, #0 - 80041a8: d11d bne.n 80041e6 + 8004238: f7fe fa86 bl 8002748 + 800423c: 4602 mov r2, r0 + 800423e: 687b ldr r3, [r7, #4] + 8004240: 1ad3 subs r3, r2, r3 + 8004242: 68ba ldr r2, [r7, #8] + 8004244: 429a cmp r2, r3 + 8004246: d302 bcc.n 800424e + 8004248: 68bb ldr r3, [r7, #8] + 800424a: 2b00 cmp r3, #0 + 800424c: d11d bne.n 800428a { if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)) - 80041aa: 68fb ldr r3, [r7, #12] - 80041ac: 681b ldr r3, [r3, #0] - 80041ae: 695b ldr r3, [r3, #20] - 80041b0: f003 0340 and.w r3, r3, #64 @ 0x40 - 80041b4: 2b40 cmp r3, #64 @ 0x40 - 80041b6: d016 beq.n 80041e6 + 800424e: 68fb ldr r3, [r7, #12] + 8004250: 681b ldr r3, [r3, #0] + 8004252: 695b ldr r3, [r3, #20] + 8004254: f003 0340 and.w r3, r3, #64 @ 0x40 + 8004258: 2b40 cmp r3, #64 @ 0x40 + 800425a: d016 beq.n 800428a { hi2c->PreviousState = I2C_STATE_NONE; - 80041b8: 68fb ldr r3, [r7, #12] - 80041ba: 2200 movs r2, #0 - 80041bc: 631a str r2, [r3, #48] @ 0x30 + 800425c: 68fb ldr r3, [r7, #12] + 800425e: 2200 movs r2, #0 + 8004260: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 80041be: 68fb ldr r3, [r7, #12] - 80041c0: 2220 movs r2, #32 - 80041c2: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004262: 68fb ldr r3, [r7, #12] + 8004264: 2220 movs r2, #32 + 8004266: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 80041c6: 68fb ldr r3, [r7, #12] - 80041c8: 2200 movs r2, #0 - 80041ca: f883 203e strb.w r2, [r3, #62] @ 0x3e + 800426a: 68fb ldr r3, [r7, #12] + 800426c: 2200 movs r2, #0 + 800426e: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; - 80041ce: 68fb ldr r3, [r7, #12] - 80041d0: 6c1b ldr r3, [r3, #64] @ 0x40 - 80041d2: f043 0220 orr.w r2, r3, #32 - 80041d6: 68fb ldr r3, [r7, #12] - 80041d8: 641a str r2, [r3, #64] @ 0x40 + 8004272: 68fb ldr r3, [r7, #12] + 8004274: 6c1b ldr r3, [r3, #64] @ 0x40 + 8004276: f043 0220 orr.w r2, r3, #32 + 800427a: 68fb ldr r3, [r7, #12] + 800427c: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 80041da: 68fb ldr r3, [r7, #12] - 80041dc: 2200 movs r2, #0 - 80041de: f883 203c strb.w r2, [r3, #60] @ 0x3c + 800427e: 68fb ldr r3, [r7, #12] + 8004280: 2200 movs r2, #0 + 8004282: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 80041e2: 2301 movs r3, #1 - 80041e4: e007 b.n 80041f6 + 8004286: 2301 movs r3, #1 + 8004288: e007 b.n 800429a while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) - 80041e6: 68fb ldr r3, [r7, #12] - 80041e8: 681b ldr r3, [r3, #0] - 80041ea: 695b ldr r3, [r3, #20] - 80041ec: f003 0340 and.w r3, r3, #64 @ 0x40 - 80041f0: 2b40 cmp r3, #64 @ 0x40 - 80041f2: d1ae bne.n 8004152 + 800428a: 68fb ldr r3, [r7, #12] + 800428c: 681b ldr r3, [r3, #0] + 800428e: 695b ldr r3, [r3, #20] + 8004290: f003 0340 and.w r3, r3, #64 @ 0x40 + 8004294: 2b40 cmp r3, #64 @ 0x40 + 8004296: d1ae bne.n 80041f6 } } } return HAL_OK; - 80041f4: 2300 movs r3, #0 + 8004298: 2300 movs r3, #0 } - 80041f6: 4618 mov r0, r3 - 80041f8: 3710 adds r7, #16 - 80041fa: 46bd mov sp, r7 - 80041fc: bd80 pop {r7, pc} + 800429a: 4618 mov r0, r3 + 800429c: 3710 adds r7, #16 + 800429e: 46bd mov sp, r7 + 80042a0: bd80 pop {r7, pc} -080041fe : +080042a2 : * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains * the configuration information for the specified I2C. * @retval HAL status */ static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c) { - 80041fe: b480 push {r7} - 8004200: b083 sub sp, #12 - 8004202: af00 add r7, sp, #0 - 8004204: 6078 str r0, [r7, #4] + 80042a2: b480 push {r7} + 80042a4: b083 sub sp, #12 + 80042a6: af00 add r7, sp, #0 + 80042a8: 6078 str r0, [r7, #4] if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) - 8004206: 687b ldr r3, [r7, #4] - 8004208: 681b ldr r3, [r3, #0] - 800420a: 695b ldr r3, [r3, #20] - 800420c: f403 6380 and.w r3, r3, #1024 @ 0x400 - 8004210: f5b3 6f80 cmp.w r3, #1024 @ 0x400 - 8004214: d11b bne.n 800424e + 80042aa: 687b ldr r3, [r7, #4] + 80042ac: 681b ldr r3, [r3, #0] + 80042ae: 695b ldr r3, [r3, #20] + 80042b0: f403 6380 and.w r3, r3, #1024 @ 0x400 + 80042b4: f5b3 6f80 cmp.w r3, #1024 @ 0x400 + 80042b8: d11b bne.n 80042f2 { /* Clear NACKF Flag */ __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); - 8004216: 687b ldr r3, [r7, #4] - 8004218: 681b ldr r3, [r3, #0] - 800421a: f46f 6280 mvn.w r2, #1024 @ 0x400 - 800421e: 615a str r2, [r3, #20] + 80042ba: 687b ldr r3, [r7, #4] + 80042bc: 681b ldr r3, [r3, #0] + 80042be: f46f 6280 mvn.w r2, #1024 @ 0x400 + 80042c2: 615a str r2, [r3, #20] hi2c->PreviousState = I2C_STATE_NONE; - 8004220: 687b ldr r3, [r7, #4] - 8004222: 2200 movs r2, #0 - 8004224: 631a str r2, [r3, #48] @ 0x30 + 80042c4: 687b ldr r3, [r7, #4] + 80042c6: 2200 movs r2, #0 + 80042c8: 631a str r2, [r3, #48] @ 0x30 hi2c->State = HAL_I2C_STATE_READY; - 8004226: 687b ldr r3, [r7, #4] - 8004228: 2220 movs r2, #32 - 800422a: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80042ca: 687b ldr r3, [r7, #4] + 80042cc: 2220 movs r2, #32 + 80042ce: f883 203d strb.w r2, [r3, #61] @ 0x3d hi2c->Mode = HAL_I2C_MODE_NONE; - 800422e: 687b ldr r3, [r7, #4] - 8004230: 2200 movs r2, #0 - 8004232: f883 203e strb.w r2, [r3, #62] @ 0x3e + 80042d2: 687b ldr r3, [r7, #4] + 80042d4: 2200 movs r2, #0 + 80042d6: f883 203e strb.w r2, [r3, #62] @ 0x3e hi2c->ErrorCode |= HAL_I2C_ERROR_AF; - 8004236: 687b ldr r3, [r7, #4] - 8004238: 6c1b ldr r3, [r3, #64] @ 0x40 - 800423a: f043 0204 orr.w r2, r3, #4 - 800423e: 687b ldr r3, [r7, #4] - 8004240: 641a str r2, [r3, #64] @ 0x40 + 80042da: 687b ldr r3, [r7, #4] + 80042dc: 6c1b ldr r3, [r3, #64] @ 0x40 + 80042de: f043 0204 orr.w r2, r3, #4 + 80042e2: 687b ldr r3, [r7, #4] + 80042e4: 641a str r2, [r3, #64] @ 0x40 /* Process Unlocked */ __HAL_UNLOCK(hi2c); - 8004242: 687b ldr r3, [r7, #4] - 8004244: 2200 movs r2, #0 - 8004246: f883 203c strb.w r2, [r3, #60] @ 0x3c + 80042e6: 687b ldr r3, [r7, #4] + 80042e8: 2200 movs r2, #0 + 80042ea: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_ERROR; - 800424a: 2301 movs r3, #1 - 800424c: e000 b.n 8004250 + 80042ee: 2301 movs r3, #1 + 80042f0: e000 b.n 80042f4 } return HAL_OK; - 800424e: 2300 movs r3, #0 + 80042f2: 2300 movs r3, #0 } - 8004250: 4618 mov r0, r3 - 8004252: 370c adds r7, #12 - 8004254: 46bd mov sp, r7 - 8004256: bc80 pop {r7} - 8004258: 4770 bx lr + 80042f4: 4618 mov r0, r3 + 80042f6: 370c adds r7, #12 + 80042f8: 46bd mov sp, r7 + 80042fa: bc80 pop {r7} + 80042fc: 4770 bx lr ... -0800425c : +08004300 : * supported by this macro. User should request a transition to HSE Off * first and then HSE On or HSE Bypass. * @retval HAL status */ HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) { - 800425c: b580 push {r7, lr} - 800425e: b086 sub sp, #24 - 8004260: af00 add r7, sp, #0 - 8004262: 6078 str r0, [r7, #4] + 8004300: b580 push {r7, lr} + 8004302: b086 sub sp, #24 + 8004304: af00 add r7, sp, #0 + 8004306: 6078 str r0, [r7, #4] uint32_t tickstart; uint32_t pll_config; /* Check Null pointer */ if (RCC_OscInitStruct == NULL) - 8004264: 687b ldr r3, [r7, #4] - 8004266: 2b00 cmp r3, #0 - 8004268: d101 bne.n 800426e + 8004308: 687b ldr r3, [r7, #4] + 800430a: 2b00 cmp r3, #0 + 800430c: d101 bne.n 8004312 { return HAL_ERROR; - 800426a: 2301 movs r3, #1 - 800426c: e272 b.n 8004754 + 800430e: 2301 movs r3, #1 + 8004310: e272 b.n 80047f8 /* Check the parameters */ assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType)); /*------------------------------- HSE Configuration ------------------------*/ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) - 800426e: 687b ldr r3, [r7, #4] - 8004270: 681b ldr r3, [r3, #0] - 8004272: f003 0301 and.w r3, r3, #1 - 8004276: 2b00 cmp r3, #0 - 8004278: f000 8087 beq.w 800438a + 8004312: 687b ldr r3, [r7, #4] + 8004314: 681b ldr r3, [r3, #0] + 8004316: f003 0301 and.w r3, r3, #1 + 800431a: 2b00 cmp r3, #0 + 800431c: f000 8087 beq.w 800442e { /* Check the parameters */ assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState)); /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */ if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) - 800427c: 4b92 ldr r3, [pc, #584] @ (80044c8 ) - 800427e: 685b ldr r3, [r3, #4] - 8004280: f003 030c and.w r3, r3, #12 - 8004284: 2b04 cmp r3, #4 - 8004286: d00c beq.n 80042a2 + 8004320: 4b92 ldr r3, [pc, #584] @ (800456c ) + 8004322: 685b ldr r3, [r3, #4] + 8004324: f003 030c and.w r3, r3, #12 + 8004328: 2b04 cmp r3, #4 + 800432a: d00c beq.n 8004346 || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE))) - 8004288: 4b8f ldr r3, [pc, #572] @ (80044c8 ) - 800428a: 685b ldr r3, [r3, #4] - 800428c: f003 030c and.w r3, r3, #12 - 8004290: 2b08 cmp r3, #8 - 8004292: d112 bne.n 80042ba - 8004294: 4b8c ldr r3, [pc, #560] @ (80044c8 ) - 8004296: 685b ldr r3, [r3, #4] - 8004298: f403 3380 and.w r3, r3, #65536 @ 0x10000 - 800429c: f5b3 3f80 cmp.w r3, #65536 @ 0x10000 - 80042a0: d10b bne.n 80042ba + 800432c: 4b8f ldr r3, [pc, #572] @ (800456c ) + 800432e: 685b ldr r3, [r3, #4] + 8004330: f003 030c and.w r3, r3, #12 + 8004334: 2b08 cmp r3, #8 + 8004336: d112 bne.n 800435e + 8004338: 4b8c ldr r3, [pc, #560] @ (800456c ) + 800433a: 685b ldr r3, [r3, #4] + 800433c: f403 3380 and.w r3, r3, #65536 @ 0x10000 + 8004340: f5b3 3f80 cmp.w r3, #65536 @ 0x10000 + 8004344: d10b bne.n 800435e { if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) - 80042a2: 4b89 ldr r3, [pc, #548] @ (80044c8 ) - 80042a4: 681b ldr r3, [r3, #0] - 80042a6: f403 3300 and.w r3, r3, #131072 @ 0x20000 - 80042aa: 2b00 cmp r3, #0 - 80042ac: d06c beq.n 8004388 - 80042ae: 687b ldr r3, [r7, #4] - 80042b0: 685b ldr r3, [r3, #4] - 80042b2: 2b00 cmp r3, #0 - 80042b4: d168 bne.n 8004388 + 8004346: 4b89 ldr r3, [pc, #548] @ (800456c ) + 8004348: 681b ldr r3, [r3, #0] + 800434a: f403 3300 and.w r3, r3, #131072 @ 0x20000 + 800434e: 2b00 cmp r3, #0 + 8004350: d06c beq.n 800442c + 8004352: 687b ldr r3, [r7, #4] + 8004354: 685b ldr r3, [r3, #4] + 8004356: 2b00 cmp r3, #0 + 8004358: d168 bne.n 800442c { return HAL_ERROR; - 80042b6: 2301 movs r3, #1 - 80042b8: e24c b.n 8004754 + 800435a: 2301 movs r3, #1 + 800435c: e24c b.n 80047f8 } } else { /* Set the new HSE configuration ---------------------------------------*/ __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState); - 80042ba: 687b ldr r3, [r7, #4] - 80042bc: 685b ldr r3, [r3, #4] - 80042be: f5b3 3f80 cmp.w r3, #65536 @ 0x10000 - 80042c2: d106 bne.n 80042d2 - 80042c4: 4b80 ldr r3, [pc, #512] @ (80044c8 ) - 80042c6: 681b ldr r3, [r3, #0] - 80042c8: 4a7f ldr r2, [pc, #508] @ (80044c8 ) - 80042ca: f443 3380 orr.w r3, r3, #65536 @ 0x10000 - 80042ce: 6013 str r3, [r2, #0] - 80042d0: e02e b.n 8004330 - 80042d2: 687b ldr r3, [r7, #4] - 80042d4: 685b ldr r3, [r3, #4] - 80042d6: 2b00 cmp r3, #0 - 80042d8: d10c bne.n 80042f4 - 80042da: 4b7b ldr r3, [pc, #492] @ (80044c8 ) - 80042dc: 681b ldr r3, [r3, #0] - 80042de: 4a7a ldr r2, [pc, #488] @ (80044c8 ) - 80042e0: f423 3380 bic.w r3, r3, #65536 @ 0x10000 - 80042e4: 6013 str r3, [r2, #0] - 80042e6: 4b78 ldr r3, [pc, #480] @ (80044c8 ) - 80042e8: 681b ldr r3, [r3, #0] - 80042ea: 4a77 ldr r2, [pc, #476] @ (80044c8 ) - 80042ec: f423 2380 bic.w r3, r3, #262144 @ 0x40000 - 80042f0: 6013 str r3, [r2, #0] - 80042f2: e01d b.n 8004330 - 80042f4: 687b ldr r3, [r7, #4] - 80042f6: 685b ldr r3, [r3, #4] - 80042f8: f5b3 2fa0 cmp.w r3, #327680 @ 0x50000 - 80042fc: d10c bne.n 8004318 - 80042fe: 4b72 ldr r3, [pc, #456] @ (80044c8 ) - 8004300: 681b ldr r3, [r3, #0] - 8004302: 4a71 ldr r2, [pc, #452] @ (80044c8 ) - 8004304: f443 2380 orr.w r3, r3, #262144 @ 0x40000 - 8004308: 6013 str r3, [r2, #0] - 800430a: 4b6f ldr r3, [pc, #444] @ (80044c8 ) - 800430c: 681b ldr r3, [r3, #0] - 800430e: 4a6e ldr r2, [pc, #440] @ (80044c8 ) - 8004310: f443 3380 orr.w r3, r3, #65536 @ 0x10000 - 8004314: 6013 str r3, [r2, #0] - 8004316: e00b b.n 8004330 - 8004318: 4b6b ldr r3, [pc, #428] @ (80044c8 ) - 800431a: 681b ldr r3, [r3, #0] - 800431c: 4a6a ldr r2, [pc, #424] @ (80044c8 ) - 800431e: f423 3380 bic.w r3, r3, #65536 @ 0x10000 - 8004322: 6013 str r3, [r2, #0] - 8004324: 4b68 ldr r3, [pc, #416] @ (80044c8 ) - 8004326: 681b ldr r3, [r3, #0] - 8004328: 4a67 ldr r2, [pc, #412] @ (80044c8 ) - 800432a: f423 2380 bic.w r3, r3, #262144 @ 0x40000 - 800432e: 6013 str r3, [r2, #0] + 800435e: 687b ldr r3, [r7, #4] + 8004360: 685b ldr r3, [r3, #4] + 8004362: f5b3 3f80 cmp.w r3, #65536 @ 0x10000 + 8004366: d106 bne.n 8004376 + 8004368: 4b80 ldr r3, [pc, #512] @ (800456c ) + 800436a: 681b ldr r3, [r3, #0] + 800436c: 4a7f ldr r2, [pc, #508] @ (800456c ) + 800436e: f443 3380 orr.w r3, r3, #65536 @ 0x10000 + 8004372: 6013 str r3, [r2, #0] + 8004374: e02e b.n 80043d4 + 8004376: 687b ldr r3, [r7, #4] + 8004378: 685b ldr r3, [r3, #4] + 800437a: 2b00 cmp r3, #0 + 800437c: d10c bne.n 8004398 + 800437e: 4b7b ldr r3, [pc, #492] @ (800456c ) + 8004380: 681b ldr r3, [r3, #0] + 8004382: 4a7a ldr r2, [pc, #488] @ (800456c ) + 8004384: f423 3380 bic.w r3, r3, #65536 @ 0x10000 + 8004388: 6013 str r3, [r2, #0] + 800438a: 4b78 ldr r3, [pc, #480] @ (800456c ) + 800438c: 681b ldr r3, [r3, #0] + 800438e: 4a77 ldr r2, [pc, #476] @ (800456c ) + 8004390: f423 2380 bic.w r3, r3, #262144 @ 0x40000 + 8004394: 6013 str r3, [r2, #0] + 8004396: e01d b.n 80043d4 + 8004398: 687b ldr r3, [r7, #4] + 800439a: 685b ldr r3, [r3, #4] + 800439c: f5b3 2fa0 cmp.w r3, #327680 @ 0x50000 + 80043a0: d10c bne.n 80043bc + 80043a2: 4b72 ldr r3, [pc, #456] @ (800456c ) + 80043a4: 681b ldr r3, [r3, #0] + 80043a6: 4a71 ldr r2, [pc, #452] @ (800456c ) + 80043a8: f443 2380 orr.w r3, r3, #262144 @ 0x40000 + 80043ac: 6013 str r3, [r2, #0] + 80043ae: 4b6f ldr r3, [pc, #444] @ (800456c ) + 80043b0: 681b ldr r3, [r3, #0] + 80043b2: 4a6e ldr r2, [pc, #440] @ (800456c ) + 80043b4: f443 3380 orr.w r3, r3, #65536 @ 0x10000 + 80043b8: 6013 str r3, [r2, #0] + 80043ba: e00b b.n 80043d4 + 80043bc: 4b6b ldr r3, [pc, #428] @ (800456c ) + 80043be: 681b ldr r3, [r3, #0] + 80043c0: 4a6a ldr r2, [pc, #424] @ (800456c ) + 80043c2: f423 3380 bic.w r3, r3, #65536 @ 0x10000 + 80043c6: 6013 str r3, [r2, #0] + 80043c8: 4b68 ldr r3, [pc, #416] @ (800456c ) + 80043ca: 681b ldr r3, [r3, #0] + 80043cc: 4a67 ldr r2, [pc, #412] @ (800456c ) + 80043ce: f423 2380 bic.w r3, r3, #262144 @ 0x40000 + 80043d2: 6013 str r3, [r2, #0] /* Check the HSE State */ if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) - 8004330: 687b ldr r3, [r7, #4] - 8004332: 685b ldr r3, [r3, #4] - 8004334: 2b00 cmp r3, #0 - 8004336: d013 beq.n 8004360 + 80043d4: 687b ldr r3, [r7, #4] + 80043d6: 685b ldr r3, [r3, #4] + 80043d8: 2b00 cmp r3, #0 + 80043da: d013 beq.n 8004404 { /* Get Start Tick */ tickstart = HAL_GetTick(); - 8004338: f7fe f9b4 bl 80026a4 - 800433c: 6138 str r0, [r7, #16] + 80043dc: f7fe f9b4 bl 8002748 + 80043e0: 6138 str r0, [r7, #16] /* Wait till HSE is ready */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) - 800433e: e008 b.n 8004352 + 80043e2: e008 b.n 80043f6 { if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) - 8004340: f7fe f9b0 bl 80026a4 - 8004344: 4602 mov r2, r0 - 8004346: 693b ldr r3, [r7, #16] - 8004348: 1ad3 subs r3, r2, r3 - 800434a: 2b64 cmp r3, #100 @ 0x64 - 800434c: d901 bls.n 8004352 + 80043e4: f7fe f9b0 bl 8002748 + 80043e8: 4602 mov r2, r0 + 80043ea: 693b ldr r3, [r7, #16] + 80043ec: 1ad3 subs r3, r2, r3 + 80043ee: 2b64 cmp r3, #100 @ 0x64 + 80043f0: d901 bls.n 80043f6 { return HAL_TIMEOUT; - 800434e: 2303 movs r3, #3 - 8004350: e200 b.n 8004754 + 80043f2: 2303 movs r3, #3 + 80043f4: e200 b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) - 8004352: 4b5d ldr r3, [pc, #372] @ (80044c8 ) - 8004354: 681b ldr r3, [r3, #0] - 8004356: f403 3300 and.w r3, r3, #131072 @ 0x20000 - 800435a: 2b00 cmp r3, #0 - 800435c: d0f0 beq.n 8004340 - 800435e: e014 b.n 800438a + 80043f6: 4b5d ldr r3, [pc, #372] @ (800456c ) + 80043f8: 681b ldr r3, [r3, #0] + 80043fa: f403 3300 and.w r3, r3, #131072 @ 0x20000 + 80043fe: 2b00 cmp r3, #0 + 8004400: d0f0 beq.n 80043e4 + 8004402: e014 b.n 800442e } } else { /* Get Start Tick */ tickstart = HAL_GetTick(); - 8004360: f7fe f9a0 bl 80026a4 - 8004364: 6138 str r0, [r7, #16] + 8004404: f7fe f9a0 bl 8002748 + 8004408: 6138 str r0, [r7, #16] /* Wait till HSE is disabled */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) - 8004366: e008 b.n 800437a + 800440a: e008 b.n 800441e { if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) - 8004368: f7fe f99c bl 80026a4 - 800436c: 4602 mov r2, r0 - 800436e: 693b ldr r3, [r7, #16] - 8004370: 1ad3 subs r3, r2, r3 - 8004372: 2b64 cmp r3, #100 @ 0x64 - 8004374: d901 bls.n 800437a + 800440c: f7fe f99c bl 8002748 + 8004410: 4602 mov r2, r0 + 8004412: 693b ldr r3, [r7, #16] + 8004414: 1ad3 subs r3, r2, r3 + 8004416: 2b64 cmp r3, #100 @ 0x64 + 8004418: d901 bls.n 800441e { return HAL_TIMEOUT; - 8004376: 2303 movs r3, #3 - 8004378: e1ec b.n 8004754 + 800441a: 2303 movs r3, #3 + 800441c: e1ec b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) - 800437a: 4b53 ldr r3, [pc, #332] @ (80044c8 ) - 800437c: 681b ldr r3, [r3, #0] - 800437e: f403 3300 and.w r3, r3, #131072 @ 0x20000 - 8004382: 2b00 cmp r3, #0 - 8004384: d1f0 bne.n 8004368 - 8004386: e000 b.n 800438a + 800441e: 4b53 ldr r3, [pc, #332] @ (800456c ) + 8004420: 681b ldr r3, [r3, #0] + 8004422: f403 3300 and.w r3, r3, #131072 @ 0x20000 + 8004426: 2b00 cmp r3, #0 + 8004428: d1f0 bne.n 800440c + 800442a: e000 b.n 800442e if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) - 8004388: bf00 nop + 800442c: bf00 nop } } } } /*----------------------------- HSI Configuration --------------------------*/ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) - 800438a: 687b ldr r3, [r7, #4] - 800438c: 681b ldr r3, [r3, #0] - 800438e: f003 0302 and.w r3, r3, #2 - 8004392: 2b00 cmp r3, #0 - 8004394: d063 beq.n 800445e + 800442e: 687b ldr r3, [r7, #4] + 8004430: 681b ldr r3, [r3, #0] + 8004432: f003 0302 and.w r3, r3, #2 + 8004436: 2b00 cmp r3, #0 + 8004438: d063 beq.n 8004502 /* Check the parameters */ assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState)); assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue)); /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) - 8004396: 4b4c ldr r3, [pc, #304] @ (80044c8 ) - 8004398: 685b ldr r3, [r3, #4] - 800439a: f003 030c and.w r3, r3, #12 - 800439e: 2b00 cmp r3, #0 - 80043a0: d00b beq.n 80043ba + 800443a: 4b4c ldr r3, [pc, #304] @ (800456c ) + 800443c: 685b ldr r3, [r3, #4] + 800443e: f003 030c and.w r3, r3, #12 + 8004442: 2b00 cmp r3, #0 + 8004444: d00b beq.n 800445e || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2))) - 80043a2: 4b49 ldr r3, [pc, #292] @ (80044c8 ) - 80043a4: 685b ldr r3, [r3, #4] - 80043a6: f003 030c and.w r3, r3, #12 - 80043aa: 2b08 cmp r3, #8 - 80043ac: d11c bne.n 80043e8 - 80043ae: 4b46 ldr r3, [pc, #280] @ (80044c8 ) - 80043b0: 685b ldr r3, [r3, #4] - 80043b2: f403 3380 and.w r3, r3, #65536 @ 0x10000 - 80043b6: 2b00 cmp r3, #0 - 80043b8: d116 bne.n 80043e8 + 8004446: 4b49 ldr r3, [pc, #292] @ (800456c ) + 8004448: 685b ldr r3, [r3, #4] + 800444a: f003 030c and.w r3, r3, #12 + 800444e: 2b08 cmp r3, #8 + 8004450: d11c bne.n 800448c + 8004452: 4b46 ldr r3, [pc, #280] @ (800456c ) + 8004454: 685b ldr r3, [r3, #4] + 8004456: f403 3380 and.w r3, r3, #65536 @ 0x10000 + 800445a: 2b00 cmp r3, #0 + 800445c: d116 bne.n 800448c { /* When HSI is used as system clock it will not disabled */ if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) - 80043ba: 4b43 ldr r3, [pc, #268] @ (80044c8 ) - 80043bc: 681b ldr r3, [r3, #0] - 80043be: f003 0302 and.w r3, r3, #2 - 80043c2: 2b00 cmp r3, #0 - 80043c4: d005 beq.n 80043d2 - 80043c6: 687b ldr r3, [r7, #4] - 80043c8: 691b ldr r3, [r3, #16] - 80043ca: 2b01 cmp r3, #1 - 80043cc: d001 beq.n 80043d2 + 800445e: 4b43 ldr r3, [pc, #268] @ (800456c ) + 8004460: 681b ldr r3, [r3, #0] + 8004462: f003 0302 and.w r3, r3, #2 + 8004466: 2b00 cmp r3, #0 + 8004468: d005 beq.n 8004476 + 800446a: 687b ldr r3, [r7, #4] + 800446c: 691b ldr r3, [r3, #16] + 800446e: 2b01 cmp r3, #1 + 8004470: d001 beq.n 8004476 { return HAL_ERROR; - 80043ce: 2301 movs r3, #1 - 80043d0: e1c0 b.n 8004754 + 8004472: 2301 movs r3, #1 + 8004474: e1c0 b.n 80047f8 } /* Otherwise, just the calibration is allowed */ else { /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); - 80043d2: 4b3d ldr r3, [pc, #244] @ (80044c8 ) - 80043d4: 681b ldr r3, [r3, #0] - 80043d6: f023 02f8 bic.w r2, r3, #248 @ 0xf8 - 80043da: 687b ldr r3, [r7, #4] - 80043dc: 695b ldr r3, [r3, #20] - 80043de: 00db lsls r3, r3, #3 - 80043e0: 4939 ldr r1, [pc, #228] @ (80044c8 ) - 80043e2: 4313 orrs r3, r2 - 80043e4: 600b str r3, [r1, #0] + 8004476: 4b3d ldr r3, [pc, #244] @ (800456c ) + 8004478: 681b ldr r3, [r3, #0] + 800447a: f023 02f8 bic.w r2, r3, #248 @ 0xf8 + 800447e: 687b ldr r3, [r7, #4] + 8004480: 695b ldr r3, [r3, #20] + 8004482: 00db lsls r3, r3, #3 + 8004484: 4939 ldr r1, [pc, #228] @ (800456c ) + 8004486: 4313 orrs r3, r2 + 8004488: 600b str r3, [r1, #0] if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) - 80043e6: e03a b.n 800445e + 800448a: e03a b.n 8004502 } } else { /* Check the HSI State */ if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF) - 80043e8: 687b ldr r3, [r7, #4] - 80043ea: 691b ldr r3, [r3, #16] - 80043ec: 2b00 cmp r3, #0 - 80043ee: d020 beq.n 8004432 + 800448c: 687b ldr r3, [r7, #4] + 800448e: 691b ldr r3, [r3, #16] + 8004490: 2b00 cmp r3, #0 + 8004492: d020 beq.n 80044d6 { /* Enable the Internal High Speed oscillator (HSI). */ __HAL_RCC_HSI_ENABLE(); - 80043f0: 4b36 ldr r3, [pc, #216] @ (80044cc ) - 80043f2: 2201 movs r2, #1 - 80043f4: 601a str r2, [r3, #0] + 8004494: 4b36 ldr r3, [pc, #216] @ (8004570 ) + 8004496: 2201 movs r2, #1 + 8004498: 601a str r2, [r3, #0] /* Get Start Tick */ tickstart = HAL_GetTick(); - 80043f6: f7fe f955 bl 80026a4 - 80043fa: 6138 str r0, [r7, #16] + 800449a: f7fe f955 bl 8002748 + 800449e: 6138 str r0, [r7, #16] /* Wait till HSI is ready */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) - 80043fc: e008 b.n 8004410 + 80044a0: e008 b.n 80044b4 { if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) - 80043fe: f7fe f951 bl 80026a4 - 8004402: 4602 mov r2, r0 - 8004404: 693b ldr r3, [r7, #16] - 8004406: 1ad3 subs r3, r2, r3 - 8004408: 2b02 cmp r3, #2 - 800440a: d901 bls.n 8004410 + 80044a2: f7fe f951 bl 8002748 + 80044a6: 4602 mov r2, r0 + 80044a8: 693b ldr r3, [r7, #16] + 80044aa: 1ad3 subs r3, r2, r3 + 80044ac: 2b02 cmp r3, #2 + 80044ae: d901 bls.n 80044b4 { return HAL_TIMEOUT; - 800440c: 2303 movs r3, #3 - 800440e: e1a1 b.n 8004754 + 80044b0: 2303 movs r3, #3 + 80044b2: e1a1 b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) - 8004410: 4b2d ldr r3, [pc, #180] @ (80044c8 ) - 8004412: 681b ldr r3, [r3, #0] - 8004414: f003 0302 and.w r3, r3, #2 - 8004418: 2b00 cmp r3, #0 - 800441a: d0f0 beq.n 80043fe + 80044b4: 4b2d ldr r3, [pc, #180] @ (800456c ) + 80044b6: 681b ldr r3, [r3, #0] + 80044b8: f003 0302 and.w r3, r3, #2 + 80044bc: 2b00 cmp r3, #0 + 80044be: d0f0 beq.n 80044a2 } } /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); - 800441c: 4b2a ldr r3, [pc, #168] @ (80044c8 ) - 800441e: 681b ldr r3, [r3, #0] - 8004420: f023 02f8 bic.w r2, r3, #248 @ 0xf8 - 8004424: 687b ldr r3, [r7, #4] - 8004426: 695b ldr r3, [r3, #20] - 8004428: 00db lsls r3, r3, #3 - 800442a: 4927 ldr r1, [pc, #156] @ (80044c8 ) - 800442c: 4313 orrs r3, r2 - 800442e: 600b str r3, [r1, #0] - 8004430: e015 b.n 800445e + 80044c0: 4b2a ldr r3, [pc, #168] @ (800456c ) + 80044c2: 681b ldr r3, [r3, #0] + 80044c4: f023 02f8 bic.w r2, r3, #248 @ 0xf8 + 80044c8: 687b ldr r3, [r7, #4] + 80044ca: 695b ldr r3, [r3, #20] + 80044cc: 00db lsls r3, r3, #3 + 80044ce: 4927 ldr r1, [pc, #156] @ (800456c ) + 80044d0: 4313 orrs r3, r2 + 80044d2: 600b str r3, [r1, #0] + 80044d4: e015 b.n 8004502 } else { /* Disable the Internal High Speed oscillator (HSI). */ __HAL_RCC_HSI_DISABLE(); - 8004432: 4b26 ldr r3, [pc, #152] @ (80044cc ) - 8004434: 2200 movs r2, #0 - 8004436: 601a str r2, [r3, #0] + 80044d6: 4b26 ldr r3, [pc, #152] @ (8004570 ) + 80044d8: 2200 movs r2, #0 + 80044da: 601a str r2, [r3, #0] /* Get Start Tick */ tickstart = HAL_GetTick(); - 8004438: f7fe f934 bl 80026a4 - 800443c: 6138 str r0, [r7, #16] + 80044dc: f7fe f934 bl 8002748 + 80044e0: 6138 str r0, [r7, #16] /* Wait till HSI is disabled */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) - 800443e: e008 b.n 8004452 + 80044e2: e008 b.n 80044f6 { if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) - 8004440: f7fe f930 bl 80026a4 - 8004444: 4602 mov r2, r0 - 8004446: 693b ldr r3, [r7, #16] - 8004448: 1ad3 subs r3, r2, r3 - 800444a: 2b02 cmp r3, #2 - 800444c: d901 bls.n 8004452 + 80044e4: f7fe f930 bl 8002748 + 80044e8: 4602 mov r2, r0 + 80044ea: 693b ldr r3, [r7, #16] + 80044ec: 1ad3 subs r3, r2, r3 + 80044ee: 2b02 cmp r3, #2 + 80044f0: d901 bls.n 80044f6 { return HAL_TIMEOUT; - 800444e: 2303 movs r3, #3 - 8004450: e180 b.n 8004754 + 80044f2: 2303 movs r3, #3 + 80044f4: e180 b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) - 8004452: 4b1d ldr r3, [pc, #116] @ (80044c8 ) - 8004454: 681b ldr r3, [r3, #0] - 8004456: f003 0302 and.w r3, r3, #2 - 800445a: 2b00 cmp r3, #0 - 800445c: d1f0 bne.n 8004440 + 80044f6: 4b1d ldr r3, [pc, #116] @ (800456c ) + 80044f8: 681b ldr r3, [r3, #0] + 80044fa: f003 0302 and.w r3, r3, #2 + 80044fe: 2b00 cmp r3, #0 + 8004500: d1f0 bne.n 80044e4 } } } } /*------------------------------ LSI Configuration -------------------------*/ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) - 800445e: 687b ldr r3, [r7, #4] - 8004460: 681b ldr r3, [r3, #0] - 8004462: f003 0308 and.w r3, r3, #8 - 8004466: 2b00 cmp r3, #0 - 8004468: d03a beq.n 80044e0 + 8004502: 687b ldr r3, [r7, #4] + 8004504: 681b ldr r3, [r3, #0] + 8004506: f003 0308 and.w r3, r3, #8 + 800450a: 2b00 cmp r3, #0 + 800450c: d03a beq.n 8004584 { /* Check the parameters */ assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState)); /* Check the LSI State */ if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF) - 800446a: 687b ldr r3, [r7, #4] - 800446c: 699b ldr r3, [r3, #24] - 800446e: 2b00 cmp r3, #0 - 8004470: d019 beq.n 80044a6 + 800450e: 687b ldr r3, [r7, #4] + 8004510: 699b ldr r3, [r3, #24] + 8004512: 2b00 cmp r3, #0 + 8004514: d019 beq.n 800454a { /* Enable the Internal Low Speed oscillator (LSI). */ __HAL_RCC_LSI_ENABLE(); - 8004472: 4b17 ldr r3, [pc, #92] @ (80044d0 ) - 8004474: 2201 movs r2, #1 - 8004476: 601a str r2, [r3, #0] + 8004516: 4b17 ldr r3, [pc, #92] @ (8004574 ) + 8004518: 2201 movs r2, #1 + 800451a: 601a str r2, [r3, #0] /* Get Start Tick */ tickstart = HAL_GetTick(); - 8004478: f7fe f914 bl 80026a4 - 800447c: 6138 str r0, [r7, #16] + 800451c: f7fe f914 bl 8002748 + 8004520: 6138 str r0, [r7, #16] /* Wait till LSI is ready */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) - 800447e: e008 b.n 8004492 + 8004522: e008 b.n 8004536 { if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) - 8004480: f7fe f910 bl 80026a4 - 8004484: 4602 mov r2, r0 - 8004486: 693b ldr r3, [r7, #16] - 8004488: 1ad3 subs r3, r2, r3 - 800448a: 2b02 cmp r3, #2 - 800448c: d901 bls.n 8004492 + 8004524: f7fe f910 bl 8002748 + 8004528: 4602 mov r2, r0 + 800452a: 693b ldr r3, [r7, #16] + 800452c: 1ad3 subs r3, r2, r3 + 800452e: 2b02 cmp r3, #2 + 8004530: d901 bls.n 8004536 { return HAL_TIMEOUT; - 800448e: 2303 movs r3, #3 - 8004490: e160 b.n 8004754 + 8004532: 2303 movs r3, #3 + 8004534: e160 b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) - 8004492: 4b0d ldr r3, [pc, #52] @ (80044c8 ) - 8004494: 6a5b ldr r3, [r3, #36] @ 0x24 - 8004496: f003 0302 and.w r3, r3, #2 - 800449a: 2b00 cmp r3, #0 - 800449c: d0f0 beq.n 8004480 + 8004536: 4b0d ldr r3, [pc, #52] @ (800456c ) + 8004538: 6a5b ldr r3, [r3, #36] @ 0x24 + 800453a: f003 0302 and.w r3, r3, #2 + 800453e: 2b00 cmp r3, #0 + 8004540: d0f0 beq.n 8004524 } } /* To have a fully stabilized clock in the specified range, a software delay of 1ms should be added.*/ RCC_Delay(1); - 800449e: 2001 movs r0, #1 - 80044a0: f000 fad0 bl 8004a44 - 80044a4: e01c b.n 80044e0 + 8004542: 2001 movs r0, #1 + 8004544: f000 fad0 bl 8004ae8 + 8004548: e01c b.n 8004584 } else { /* Disable the Internal Low Speed oscillator (LSI). */ __HAL_RCC_LSI_DISABLE(); - 80044a6: 4b0a ldr r3, [pc, #40] @ (80044d0 ) - 80044a8: 2200 movs r2, #0 - 80044aa: 601a str r2, [r3, #0] + 800454a: 4b0a ldr r3, [pc, #40] @ (8004574 ) + 800454c: 2200 movs r2, #0 + 800454e: 601a str r2, [r3, #0] /* Get Start Tick */ tickstart = HAL_GetTick(); - 80044ac: f7fe f8fa bl 80026a4 - 80044b0: 6138 str r0, [r7, #16] + 8004550: f7fe f8fa bl 8002748 + 8004554: 6138 str r0, [r7, #16] /* Wait till LSI is disabled */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) - 80044b2: e00f b.n 80044d4 + 8004556: e00f b.n 8004578 { if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) - 80044b4: f7fe f8f6 bl 80026a4 - 80044b8: 4602 mov r2, r0 - 80044ba: 693b ldr r3, [r7, #16] - 80044bc: 1ad3 subs r3, r2, r3 - 80044be: 2b02 cmp r3, #2 - 80044c0: d908 bls.n 80044d4 + 8004558: f7fe f8f6 bl 8002748 + 800455c: 4602 mov r2, r0 + 800455e: 693b ldr r3, [r7, #16] + 8004560: 1ad3 subs r3, r2, r3 + 8004562: 2b02 cmp r3, #2 + 8004564: d908 bls.n 8004578 { return HAL_TIMEOUT; - 80044c2: 2303 movs r3, #3 - 80044c4: e146 b.n 8004754 - 80044c6: bf00 nop - 80044c8: 40021000 .word 0x40021000 - 80044cc: 42420000 .word 0x42420000 - 80044d0: 42420480 .word 0x42420480 + 8004566: 2303 movs r3, #3 + 8004568: e146 b.n 80047f8 + 800456a: bf00 nop + 800456c: 40021000 .word 0x40021000 + 8004570: 42420000 .word 0x42420000 + 8004574: 42420480 .word 0x42420480 while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) - 80044d4: 4b92 ldr r3, [pc, #584] @ (8004720 ) - 80044d6: 6a5b ldr r3, [r3, #36] @ 0x24 - 80044d8: f003 0302 and.w r3, r3, #2 - 80044dc: 2b00 cmp r3, #0 - 80044de: d1e9 bne.n 80044b4 + 8004578: 4b92 ldr r3, [pc, #584] @ (80047c4 ) + 800457a: 6a5b ldr r3, [r3, #36] @ 0x24 + 800457c: f003 0302 and.w r3, r3, #2 + 8004580: 2b00 cmp r3, #0 + 8004582: d1e9 bne.n 8004558 } } } } /*------------------------------ LSE Configuration -------------------------*/ if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) - 80044e0: 687b ldr r3, [r7, #4] - 80044e2: 681b ldr r3, [r3, #0] - 80044e4: f003 0304 and.w r3, r3, #4 - 80044e8: 2b00 cmp r3, #0 - 80044ea: f000 80a6 beq.w 800463a + 8004584: 687b ldr r3, [r7, #4] + 8004586: 681b ldr r3, [r3, #0] + 8004588: f003 0304 and.w r3, r3, #4 + 800458c: 2b00 cmp r3, #0 + 800458e: f000 80a6 beq.w 80046de { FlagStatus pwrclkchanged = RESET; - 80044ee: 2300 movs r3, #0 - 80044f0: 75fb strb r3, [r7, #23] + 8004592: 2300 movs r3, #0 + 8004594: 75fb strb r3, [r7, #23] /* Check the parameters */ assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState)); /* Update LSE configuration in Backup Domain control register */ /* Requires to enable write access to Backup Domain of necessary */ if (__HAL_RCC_PWR_IS_CLK_DISABLED()) - 80044f2: 4b8b ldr r3, [pc, #556] @ (8004720 ) - 80044f4: 69db ldr r3, [r3, #28] - 80044f6: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 - 80044fa: 2b00 cmp r3, #0 - 80044fc: d10d bne.n 800451a + 8004596: 4b8b ldr r3, [pc, #556] @ (80047c4 ) + 8004598: 69db ldr r3, [r3, #28] + 800459a: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 + 800459e: 2b00 cmp r3, #0 + 80045a0: d10d bne.n 80045be { __HAL_RCC_PWR_CLK_ENABLE(); - 80044fe: 4b88 ldr r3, [pc, #544] @ (8004720 ) - 8004500: 69db ldr r3, [r3, #28] - 8004502: 4a87 ldr r2, [pc, #540] @ (8004720 ) - 8004504: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000 - 8004508: 61d3 str r3, [r2, #28] - 800450a: 4b85 ldr r3, [pc, #532] @ (8004720 ) - 800450c: 69db ldr r3, [r3, #28] - 800450e: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 - 8004512: 60bb str r3, [r7, #8] - 8004514: 68bb ldr r3, [r7, #8] + 80045a2: 4b88 ldr r3, [pc, #544] @ (80047c4 ) + 80045a4: 69db ldr r3, [r3, #28] + 80045a6: 4a87 ldr r2, [pc, #540] @ (80047c4 ) + 80045a8: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000 + 80045ac: 61d3 str r3, [r2, #28] + 80045ae: 4b85 ldr r3, [pc, #532] @ (80047c4 ) + 80045b0: 69db ldr r3, [r3, #28] + 80045b2: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 + 80045b6: 60bb str r3, [r7, #8] + 80045b8: 68bb ldr r3, [r7, #8] pwrclkchanged = SET; - 8004516: 2301 movs r3, #1 - 8004518: 75fb strb r3, [r7, #23] + 80045ba: 2301 movs r3, #1 + 80045bc: 75fb strb r3, [r7, #23] } if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) - 800451a: 4b82 ldr r3, [pc, #520] @ (8004724 ) - 800451c: 681b ldr r3, [r3, #0] - 800451e: f403 7380 and.w r3, r3, #256 @ 0x100 - 8004522: 2b00 cmp r3, #0 - 8004524: d118 bne.n 8004558 + 80045be: 4b82 ldr r3, [pc, #520] @ (80047c8 ) + 80045c0: 681b ldr r3, [r3, #0] + 80045c2: f403 7380 and.w r3, r3, #256 @ 0x100 + 80045c6: 2b00 cmp r3, #0 + 80045c8: d118 bne.n 80045fc { /* Enable write access to Backup domain */ SET_BIT(PWR->CR, PWR_CR_DBP); - 8004526: 4b7f ldr r3, [pc, #508] @ (8004724 ) - 8004528: 681b ldr r3, [r3, #0] - 800452a: 4a7e ldr r2, [pc, #504] @ (8004724 ) - 800452c: f443 7380 orr.w r3, r3, #256 @ 0x100 - 8004530: 6013 str r3, [r2, #0] + 80045ca: 4b7f ldr r3, [pc, #508] @ (80047c8 ) + 80045cc: 681b ldr r3, [r3, #0] + 80045ce: 4a7e ldr r2, [pc, #504] @ (80047c8 ) + 80045d0: f443 7380 orr.w r3, r3, #256 @ 0x100 + 80045d4: 6013 str r3, [r2, #0] /* Wait for Backup domain Write protection disable */ tickstart = HAL_GetTick(); - 8004532: f7fe f8b7 bl 80026a4 - 8004536: 6138 str r0, [r7, #16] + 80045d6: f7fe f8b7 bl 8002748 + 80045da: 6138 str r0, [r7, #16] while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) - 8004538: e008 b.n 800454c + 80045dc: e008 b.n 80045f0 { if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) - 800453a: f7fe f8b3 bl 80026a4 - 800453e: 4602 mov r2, r0 - 8004540: 693b ldr r3, [r7, #16] - 8004542: 1ad3 subs r3, r2, r3 - 8004544: 2b64 cmp r3, #100 @ 0x64 - 8004546: d901 bls.n 800454c + 80045de: f7fe f8b3 bl 8002748 + 80045e2: 4602 mov r2, r0 + 80045e4: 693b ldr r3, [r7, #16] + 80045e6: 1ad3 subs r3, r2, r3 + 80045e8: 2b64 cmp r3, #100 @ 0x64 + 80045ea: d901 bls.n 80045f0 { return HAL_TIMEOUT; - 8004548: 2303 movs r3, #3 - 800454a: e103 b.n 8004754 + 80045ec: 2303 movs r3, #3 + 80045ee: e103 b.n 80047f8 while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) - 800454c: 4b75 ldr r3, [pc, #468] @ (8004724 ) - 800454e: 681b ldr r3, [r3, #0] - 8004550: f403 7380 and.w r3, r3, #256 @ 0x100 - 8004554: 2b00 cmp r3, #0 - 8004556: d0f0 beq.n 800453a + 80045f0: 4b75 ldr r3, [pc, #468] @ (80047c8 ) + 80045f2: 681b ldr r3, [r3, #0] + 80045f4: f403 7380 and.w r3, r3, #256 @ 0x100 + 80045f8: 2b00 cmp r3, #0 + 80045fa: d0f0 beq.n 80045de } } } /* Set the new LSE configuration -----------------------------------------*/ __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState); - 8004558: 687b ldr r3, [r7, #4] - 800455a: 68db ldr r3, [r3, #12] - 800455c: 2b01 cmp r3, #1 - 800455e: d106 bne.n 800456e - 8004560: 4b6f ldr r3, [pc, #444] @ (8004720 ) - 8004562: 6a1b ldr r3, [r3, #32] - 8004564: 4a6e ldr r2, [pc, #440] @ (8004720 ) - 8004566: f043 0301 orr.w r3, r3, #1 - 800456a: 6213 str r3, [r2, #32] - 800456c: e02d b.n 80045ca - 800456e: 687b ldr r3, [r7, #4] - 8004570: 68db ldr r3, [r3, #12] - 8004572: 2b00 cmp r3, #0 - 8004574: d10c bne.n 8004590 - 8004576: 4b6a ldr r3, [pc, #424] @ (8004720 ) - 8004578: 6a1b ldr r3, [r3, #32] - 800457a: 4a69 ldr r2, [pc, #420] @ (8004720 ) - 800457c: f023 0301 bic.w r3, r3, #1 - 8004580: 6213 str r3, [r2, #32] - 8004582: 4b67 ldr r3, [pc, #412] @ (8004720 ) - 8004584: 6a1b ldr r3, [r3, #32] - 8004586: 4a66 ldr r2, [pc, #408] @ (8004720 ) - 8004588: f023 0304 bic.w r3, r3, #4 - 800458c: 6213 str r3, [r2, #32] - 800458e: e01c b.n 80045ca - 8004590: 687b ldr r3, [r7, #4] - 8004592: 68db ldr r3, [r3, #12] - 8004594: 2b05 cmp r3, #5 - 8004596: d10c bne.n 80045b2 - 8004598: 4b61 ldr r3, [pc, #388] @ (8004720 ) - 800459a: 6a1b ldr r3, [r3, #32] - 800459c: 4a60 ldr r2, [pc, #384] @ (8004720 ) - 800459e: f043 0304 orr.w r3, r3, #4 - 80045a2: 6213 str r3, [r2, #32] - 80045a4: 4b5e ldr r3, [pc, #376] @ (8004720 ) - 80045a6: 6a1b ldr r3, [r3, #32] - 80045a8: 4a5d ldr r2, [pc, #372] @ (8004720 ) - 80045aa: f043 0301 orr.w r3, r3, #1 - 80045ae: 6213 str r3, [r2, #32] - 80045b0: e00b b.n 80045ca - 80045b2: 4b5b ldr r3, [pc, #364] @ (8004720 ) - 80045b4: 6a1b ldr r3, [r3, #32] - 80045b6: 4a5a ldr r2, [pc, #360] @ (8004720 ) - 80045b8: f023 0301 bic.w r3, r3, #1 - 80045bc: 6213 str r3, [r2, #32] - 80045be: 4b58 ldr r3, [pc, #352] @ (8004720 ) - 80045c0: 6a1b ldr r3, [r3, #32] - 80045c2: 4a57 ldr r2, [pc, #348] @ (8004720 ) - 80045c4: f023 0304 bic.w r3, r3, #4 - 80045c8: 6213 str r3, [r2, #32] + 80045fc: 687b ldr r3, [r7, #4] + 80045fe: 68db ldr r3, [r3, #12] + 8004600: 2b01 cmp r3, #1 + 8004602: d106 bne.n 8004612 + 8004604: 4b6f ldr r3, [pc, #444] @ (80047c4 ) + 8004606: 6a1b ldr r3, [r3, #32] + 8004608: 4a6e ldr r2, [pc, #440] @ (80047c4 ) + 800460a: f043 0301 orr.w r3, r3, #1 + 800460e: 6213 str r3, [r2, #32] + 8004610: e02d b.n 800466e + 8004612: 687b ldr r3, [r7, #4] + 8004614: 68db ldr r3, [r3, #12] + 8004616: 2b00 cmp r3, #0 + 8004618: d10c bne.n 8004634 + 800461a: 4b6a ldr r3, [pc, #424] @ (80047c4 ) + 800461c: 6a1b ldr r3, [r3, #32] + 800461e: 4a69 ldr r2, [pc, #420] @ (80047c4 ) + 8004620: f023 0301 bic.w r3, r3, #1 + 8004624: 6213 str r3, [r2, #32] + 8004626: 4b67 ldr r3, [pc, #412] @ (80047c4 ) + 8004628: 6a1b ldr r3, [r3, #32] + 800462a: 4a66 ldr r2, [pc, #408] @ (80047c4 ) + 800462c: f023 0304 bic.w r3, r3, #4 + 8004630: 6213 str r3, [r2, #32] + 8004632: e01c b.n 800466e + 8004634: 687b ldr r3, [r7, #4] + 8004636: 68db ldr r3, [r3, #12] + 8004638: 2b05 cmp r3, #5 + 800463a: d10c bne.n 8004656 + 800463c: 4b61 ldr r3, [pc, #388] @ (80047c4 ) + 800463e: 6a1b ldr r3, [r3, #32] + 8004640: 4a60 ldr r2, [pc, #384] @ (80047c4 ) + 8004642: f043 0304 orr.w r3, r3, #4 + 8004646: 6213 str r3, [r2, #32] + 8004648: 4b5e ldr r3, [pc, #376] @ (80047c4 ) + 800464a: 6a1b ldr r3, [r3, #32] + 800464c: 4a5d ldr r2, [pc, #372] @ (80047c4 ) + 800464e: f043 0301 orr.w r3, r3, #1 + 8004652: 6213 str r3, [r2, #32] + 8004654: e00b b.n 800466e + 8004656: 4b5b ldr r3, [pc, #364] @ (80047c4 ) + 8004658: 6a1b ldr r3, [r3, #32] + 800465a: 4a5a ldr r2, [pc, #360] @ (80047c4 ) + 800465c: f023 0301 bic.w r3, r3, #1 + 8004660: 6213 str r3, [r2, #32] + 8004662: 4b58 ldr r3, [pc, #352] @ (80047c4 ) + 8004664: 6a1b ldr r3, [r3, #32] + 8004666: 4a57 ldr r2, [pc, #348] @ (80047c4 ) + 8004668: f023 0304 bic.w r3, r3, #4 + 800466c: 6213 str r3, [r2, #32] /* Check the LSE State */ if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF) - 80045ca: 687b ldr r3, [r7, #4] - 80045cc: 68db ldr r3, [r3, #12] - 80045ce: 2b00 cmp r3, #0 - 80045d0: d015 beq.n 80045fe + 800466e: 687b ldr r3, [r7, #4] + 8004670: 68db ldr r3, [r3, #12] + 8004672: 2b00 cmp r3, #0 + 8004674: d015 beq.n 80046a2 { /* Get Start Tick */ tickstart = HAL_GetTick(); - 80045d2: f7fe f867 bl 80026a4 - 80045d6: 6138 str r0, [r7, #16] + 8004676: f7fe f867 bl 8002748 + 800467a: 6138 str r0, [r7, #16] /* Wait till LSE is ready */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) - 80045d8: e00a b.n 80045f0 + 800467c: e00a b.n 8004694 { if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) - 80045da: f7fe f863 bl 80026a4 - 80045de: 4602 mov r2, r0 - 80045e0: 693b ldr r3, [r7, #16] - 80045e2: 1ad3 subs r3, r2, r3 - 80045e4: f241 3288 movw r2, #5000 @ 0x1388 - 80045e8: 4293 cmp r3, r2 - 80045ea: d901 bls.n 80045f0 + 800467e: f7fe f863 bl 8002748 + 8004682: 4602 mov r2, r0 + 8004684: 693b ldr r3, [r7, #16] + 8004686: 1ad3 subs r3, r2, r3 + 8004688: f241 3288 movw r2, #5000 @ 0x1388 + 800468c: 4293 cmp r3, r2 + 800468e: d901 bls.n 8004694 { return HAL_TIMEOUT; - 80045ec: 2303 movs r3, #3 - 80045ee: e0b1 b.n 8004754 + 8004690: 2303 movs r3, #3 + 8004692: e0b1 b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) - 80045f0: 4b4b ldr r3, [pc, #300] @ (8004720 ) - 80045f2: 6a1b ldr r3, [r3, #32] - 80045f4: f003 0302 and.w r3, r3, #2 - 80045f8: 2b00 cmp r3, #0 - 80045fa: d0ee beq.n 80045da - 80045fc: e014 b.n 8004628 + 8004694: 4b4b ldr r3, [pc, #300] @ (80047c4 ) + 8004696: 6a1b ldr r3, [r3, #32] + 8004698: f003 0302 and.w r3, r3, #2 + 800469c: 2b00 cmp r3, #0 + 800469e: d0ee beq.n 800467e + 80046a0: e014 b.n 80046cc } } else { /* Get Start Tick */ tickstart = HAL_GetTick(); - 80045fe: f7fe f851 bl 80026a4 - 8004602: 6138 str r0, [r7, #16] + 80046a2: f7fe f851 bl 8002748 + 80046a6: 6138 str r0, [r7, #16] /* Wait till LSE is disabled */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) - 8004604: e00a b.n 800461c + 80046a8: e00a b.n 80046c0 { if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) - 8004606: f7fe f84d bl 80026a4 - 800460a: 4602 mov r2, r0 - 800460c: 693b ldr r3, [r7, #16] - 800460e: 1ad3 subs r3, r2, r3 - 8004610: f241 3288 movw r2, #5000 @ 0x1388 - 8004614: 4293 cmp r3, r2 - 8004616: d901 bls.n 800461c + 80046aa: f7fe f84d bl 8002748 + 80046ae: 4602 mov r2, r0 + 80046b0: 693b ldr r3, [r7, #16] + 80046b2: 1ad3 subs r3, r2, r3 + 80046b4: f241 3288 movw r2, #5000 @ 0x1388 + 80046b8: 4293 cmp r3, r2 + 80046ba: d901 bls.n 80046c0 { return HAL_TIMEOUT; - 8004618: 2303 movs r3, #3 - 800461a: e09b b.n 8004754 + 80046bc: 2303 movs r3, #3 + 80046be: e09b b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) - 800461c: 4b40 ldr r3, [pc, #256] @ (8004720 ) - 800461e: 6a1b ldr r3, [r3, #32] - 8004620: f003 0302 and.w r3, r3, #2 - 8004624: 2b00 cmp r3, #0 - 8004626: d1ee bne.n 8004606 + 80046c0: 4b40 ldr r3, [pc, #256] @ (80047c4 ) + 80046c2: 6a1b ldr r3, [r3, #32] + 80046c4: f003 0302 and.w r3, r3, #2 + 80046c8: 2b00 cmp r3, #0 + 80046ca: d1ee bne.n 80046aa } } } /* Require to disable power clock if necessary */ if (pwrclkchanged == SET) - 8004628: 7dfb ldrb r3, [r7, #23] - 800462a: 2b01 cmp r3, #1 - 800462c: d105 bne.n 800463a + 80046cc: 7dfb ldrb r3, [r7, #23] + 80046ce: 2b01 cmp r3, #1 + 80046d0: d105 bne.n 80046de { __HAL_RCC_PWR_CLK_DISABLE(); - 800462e: 4b3c ldr r3, [pc, #240] @ (8004720 ) - 8004630: 69db ldr r3, [r3, #28] - 8004632: 4a3b ldr r2, [pc, #236] @ (8004720 ) - 8004634: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000 - 8004638: 61d3 str r3, [r2, #28] + 80046d2: 4b3c ldr r3, [pc, #240] @ (80047c4 ) + 80046d4: 69db ldr r3, [r3, #28] + 80046d6: 4a3b ldr r2, [pc, #236] @ (80047c4 ) + 80046d8: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000 + 80046dc: 61d3 str r3, [r2, #28] #endif /* RCC_CR_PLL2ON */ /*-------------------------------- PLL Configuration -----------------------*/ /* Check the parameters */ assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState)); if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) - 800463a: 687b ldr r3, [r7, #4] - 800463c: 69db ldr r3, [r3, #28] - 800463e: 2b00 cmp r3, #0 - 8004640: f000 8087 beq.w 8004752 + 80046de: 687b ldr r3, [r7, #4] + 80046e0: 69db ldr r3, [r3, #28] + 80046e2: 2b00 cmp r3, #0 + 80046e4: f000 8087 beq.w 80047f6 { /* Check if the PLL is used as system clock or not */ if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) - 8004644: 4b36 ldr r3, [pc, #216] @ (8004720 ) - 8004646: 685b ldr r3, [r3, #4] - 8004648: f003 030c and.w r3, r3, #12 - 800464c: 2b08 cmp r3, #8 - 800464e: d061 beq.n 8004714 + 80046e8: 4b36 ldr r3, [pc, #216] @ (80047c4 ) + 80046ea: 685b ldr r3, [r3, #4] + 80046ec: f003 030c and.w r3, r3, #12 + 80046f0: 2b08 cmp r3, #8 + 80046f2: d061 beq.n 80047b8 { if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) - 8004650: 687b ldr r3, [r7, #4] - 8004652: 69db ldr r3, [r3, #28] - 8004654: 2b02 cmp r3, #2 - 8004656: d146 bne.n 80046e6 + 80046f4: 687b ldr r3, [r7, #4] + 80046f6: 69db ldr r3, [r3, #28] + 80046f8: 2b02 cmp r3, #2 + 80046fa: d146 bne.n 800478a /* Check the parameters */ assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource)); assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL)); /* Disable the main PLL. */ __HAL_RCC_PLL_DISABLE(); - 8004658: 4b33 ldr r3, [pc, #204] @ (8004728 ) - 800465a: 2200 movs r2, #0 - 800465c: 601a str r2, [r3, #0] + 80046fc: 4b33 ldr r3, [pc, #204] @ (80047cc ) + 80046fe: 2200 movs r2, #0 + 8004700: 601a str r2, [r3, #0] /* Get Start Tick */ tickstart = HAL_GetTick(); - 800465e: f7fe f821 bl 80026a4 - 8004662: 6138 str r0, [r7, #16] + 8004702: f7fe f821 bl 8002748 + 8004706: 6138 str r0, [r7, #16] /* Wait till PLL is disabled */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) - 8004664: e008 b.n 8004678 + 8004708: e008 b.n 800471c { if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) - 8004666: f7fe f81d bl 80026a4 - 800466a: 4602 mov r2, r0 - 800466c: 693b ldr r3, [r7, #16] - 800466e: 1ad3 subs r3, r2, r3 - 8004670: 2b02 cmp r3, #2 - 8004672: d901 bls.n 8004678 + 800470a: f7fe f81d bl 8002748 + 800470e: 4602 mov r2, r0 + 8004710: 693b ldr r3, [r7, #16] + 8004712: 1ad3 subs r3, r2, r3 + 8004714: 2b02 cmp r3, #2 + 8004716: d901 bls.n 800471c { return HAL_TIMEOUT; - 8004674: 2303 movs r3, #3 - 8004676: e06d b.n 8004754 + 8004718: 2303 movs r3, #3 + 800471a: e06d b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) - 8004678: 4b29 ldr r3, [pc, #164] @ (8004720 ) - 800467a: 681b ldr r3, [r3, #0] - 800467c: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 - 8004680: 2b00 cmp r3, #0 - 8004682: d1f0 bne.n 8004666 + 800471c: 4b29 ldr r3, [pc, #164] @ (80047c4 ) + 800471e: 681b ldr r3, [r3, #0] + 8004720: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 + 8004724: 2b00 cmp r3, #0 + 8004726: d1f0 bne.n 800470a } } /* Configure the HSE prediv factor --------------------------------*/ /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */ if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE) - 8004684: 687b ldr r3, [r7, #4] - 8004686: 6a1b ldr r3, [r3, #32] - 8004688: f5b3 3f80 cmp.w r3, #65536 @ 0x10000 - 800468c: d108 bne.n 80046a0 + 8004728: 687b ldr r3, [r7, #4] + 800472a: 6a1b ldr r3, [r3, #32] + 800472c: f5b3 3f80 cmp.w r3, #65536 @ 0x10000 + 8004730: d108 bne.n 8004744 /* Set PREDIV1 source */ SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source); #endif /* RCC_CFGR2_PREDIV1SRC */ /* Set PREDIV1 Value */ __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue); - 800468e: 4b24 ldr r3, [pc, #144] @ (8004720 ) - 8004690: 685b ldr r3, [r3, #4] - 8004692: f423 3200 bic.w r2, r3, #131072 @ 0x20000 - 8004696: 687b ldr r3, [r7, #4] - 8004698: 689b ldr r3, [r3, #8] - 800469a: 4921 ldr r1, [pc, #132] @ (8004720 ) - 800469c: 4313 orrs r3, r2 - 800469e: 604b str r3, [r1, #4] + 8004732: 4b24 ldr r3, [pc, #144] @ (80047c4 ) + 8004734: 685b ldr r3, [r3, #4] + 8004736: f423 3200 bic.w r2, r3, #131072 @ 0x20000 + 800473a: 687b ldr r3, [r7, #4] + 800473c: 689b ldr r3, [r3, #8] + 800473e: 4921 ldr r1, [pc, #132] @ (80047c4 ) + 8004740: 4313 orrs r3, r2 + 8004742: 604b str r3, [r1, #4] } /* Configure the main PLL clock source and multiplication factors. */ __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource, - 80046a0: 4b1f ldr r3, [pc, #124] @ (8004720 ) - 80046a2: 685b ldr r3, [r3, #4] - 80046a4: f423 1274 bic.w r2, r3, #3997696 @ 0x3d0000 - 80046a8: 687b ldr r3, [r7, #4] - 80046aa: 6a19 ldr r1, [r3, #32] - 80046ac: 687b ldr r3, [r7, #4] - 80046ae: 6a5b ldr r3, [r3, #36] @ 0x24 - 80046b0: 430b orrs r3, r1 - 80046b2: 491b ldr r1, [pc, #108] @ (8004720 ) - 80046b4: 4313 orrs r3, r2 - 80046b6: 604b str r3, [r1, #4] + 8004744: 4b1f ldr r3, [pc, #124] @ (80047c4 ) + 8004746: 685b ldr r3, [r3, #4] + 8004748: f423 1274 bic.w r2, r3, #3997696 @ 0x3d0000 + 800474c: 687b ldr r3, [r7, #4] + 800474e: 6a19 ldr r1, [r3, #32] + 8004750: 687b ldr r3, [r7, #4] + 8004752: 6a5b ldr r3, [r3, #36] @ 0x24 + 8004754: 430b orrs r3, r1 + 8004756: 491b ldr r1, [pc, #108] @ (80047c4 ) + 8004758: 4313 orrs r3, r2 + 800475a: 604b str r3, [r1, #4] RCC_OscInitStruct->PLL.PLLMUL); /* Enable the main PLL. */ __HAL_RCC_PLL_ENABLE(); - 80046b8: 4b1b ldr r3, [pc, #108] @ (8004728 ) - 80046ba: 2201 movs r2, #1 - 80046bc: 601a str r2, [r3, #0] + 800475c: 4b1b ldr r3, [pc, #108] @ (80047cc ) + 800475e: 2201 movs r2, #1 + 8004760: 601a str r2, [r3, #0] /* Get Start Tick */ tickstart = HAL_GetTick(); - 80046be: f7fd fff1 bl 80026a4 - 80046c2: 6138 str r0, [r7, #16] + 8004762: f7fd fff1 bl 8002748 + 8004766: 6138 str r0, [r7, #16] /* Wait till PLL is ready */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) - 80046c4: e008 b.n 80046d8 + 8004768: e008 b.n 800477c { if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) - 80046c6: f7fd ffed bl 80026a4 - 80046ca: 4602 mov r2, r0 - 80046cc: 693b ldr r3, [r7, #16] - 80046ce: 1ad3 subs r3, r2, r3 - 80046d0: 2b02 cmp r3, #2 - 80046d2: d901 bls.n 80046d8 + 800476a: f7fd ffed bl 8002748 + 800476e: 4602 mov r2, r0 + 8004770: 693b ldr r3, [r7, #16] + 8004772: 1ad3 subs r3, r2, r3 + 8004774: 2b02 cmp r3, #2 + 8004776: d901 bls.n 800477c { return HAL_TIMEOUT; - 80046d4: 2303 movs r3, #3 - 80046d6: e03d b.n 8004754 + 8004778: 2303 movs r3, #3 + 800477a: e03d b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) - 80046d8: 4b11 ldr r3, [pc, #68] @ (8004720 ) - 80046da: 681b ldr r3, [r3, #0] - 80046dc: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 - 80046e0: 2b00 cmp r3, #0 - 80046e2: d0f0 beq.n 80046c6 - 80046e4: e035 b.n 8004752 + 800477c: 4b11 ldr r3, [pc, #68] @ (80047c4 ) + 800477e: 681b ldr r3, [r3, #0] + 8004780: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 + 8004784: 2b00 cmp r3, #0 + 8004786: d0f0 beq.n 800476a + 8004788: e035 b.n 80047f6 } } else { /* Disable the main PLL. */ __HAL_RCC_PLL_DISABLE(); - 80046e6: 4b10 ldr r3, [pc, #64] @ (8004728 ) - 80046e8: 2200 movs r2, #0 - 80046ea: 601a str r2, [r3, #0] + 800478a: 4b10 ldr r3, [pc, #64] @ (80047cc ) + 800478c: 2200 movs r2, #0 + 800478e: 601a str r2, [r3, #0] /* Get Start Tick */ tickstart = HAL_GetTick(); - 80046ec: f7fd ffda bl 80026a4 - 80046f0: 6138 str r0, [r7, #16] + 8004790: f7fd ffda bl 8002748 + 8004794: 6138 str r0, [r7, #16] /* Wait till PLL is disabled */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) - 80046f2: e008 b.n 8004706 + 8004796: e008 b.n 80047aa { if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) - 80046f4: f7fd ffd6 bl 80026a4 - 80046f8: 4602 mov r2, r0 - 80046fa: 693b ldr r3, [r7, #16] - 80046fc: 1ad3 subs r3, r2, r3 - 80046fe: 2b02 cmp r3, #2 - 8004700: d901 bls.n 8004706 + 8004798: f7fd ffd6 bl 8002748 + 800479c: 4602 mov r2, r0 + 800479e: 693b ldr r3, [r7, #16] + 80047a0: 1ad3 subs r3, r2, r3 + 80047a2: 2b02 cmp r3, #2 + 80047a4: d901 bls.n 80047aa { return HAL_TIMEOUT; - 8004702: 2303 movs r3, #3 - 8004704: e026 b.n 8004754 + 80047a6: 2303 movs r3, #3 + 80047a8: e026 b.n 80047f8 while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) - 8004706: 4b06 ldr r3, [pc, #24] @ (8004720 ) - 8004708: 681b ldr r3, [r3, #0] - 800470a: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 - 800470e: 2b00 cmp r3, #0 - 8004710: d1f0 bne.n 80046f4 - 8004712: e01e b.n 8004752 + 80047aa: 4b06 ldr r3, [pc, #24] @ (80047c4 ) + 80047ac: 681b ldr r3, [r3, #0] + 80047ae: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 + 80047b2: 2b00 cmp r3, #0 + 80047b4: d1f0 bne.n 8004798 + 80047b6: e01e b.n 80047f6 } } else { /* Check if there is a request to disable the PLL used as System clock source */ if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) - 8004714: 687b ldr r3, [r7, #4] - 8004716: 69db ldr r3, [r3, #28] - 8004718: 2b01 cmp r3, #1 - 800471a: d107 bne.n 800472c + 80047b8: 687b ldr r3, [r7, #4] + 80047ba: 69db ldr r3, [r3, #28] + 80047bc: 2b01 cmp r3, #1 + 80047be: d107 bne.n 80047d0 { return HAL_ERROR; - 800471c: 2301 movs r3, #1 - 800471e: e019 b.n 8004754 - 8004720: 40021000 .word 0x40021000 - 8004724: 40007000 .word 0x40007000 - 8004728: 42420060 .word 0x42420060 + 80047c0: 2301 movs r3, #1 + 80047c2: e019 b.n 80047f8 + 80047c4: 40021000 .word 0x40021000 + 80047c8: 40007000 .word 0x40007000 + 80047cc: 42420060 .word 0x42420060 } else { /* Do not return HAL_ERROR if request repeats the current configuration */ pll_config = RCC->CFGR; - 800472c: 4b0b ldr r3, [pc, #44] @ (800475c ) - 800472e: 685b ldr r3, [r3, #4] - 8004730: 60fb str r3, [r7, #12] + 80047d0: 4b0b ldr r3, [pc, #44] @ (8004800 ) + 80047d2: 685b ldr r3, [r3, #4] + 80047d4: 60fb str r3, [r7, #12] if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) || - 8004732: 68fb ldr r3, [r7, #12] - 8004734: f403 3280 and.w r2, r3, #65536 @ 0x10000 - 8004738: 687b ldr r3, [r7, #4] - 800473a: 6a1b ldr r3, [r3, #32] - 800473c: 429a cmp r2, r3 - 800473e: d106 bne.n 800474e + 80047d6: 68fb ldr r3, [r7, #12] + 80047d8: f403 3280 and.w r2, r3, #65536 @ 0x10000 + 80047dc: 687b ldr r3, [r7, #4] + 80047de: 6a1b ldr r3, [r3, #32] + 80047e0: 429a cmp r2, r3 + 80047e2: d106 bne.n 80047f2 (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL)) - 8004740: 68fb ldr r3, [r7, #12] - 8004742: f403 1270 and.w r2, r3, #3932160 @ 0x3c0000 - 8004746: 687b ldr r3, [r7, #4] - 8004748: 6a5b ldr r3, [r3, #36] @ 0x24 + 80047e4: 68fb ldr r3, [r7, #12] + 80047e6: f403 1270 and.w r2, r3, #3932160 @ 0x3c0000 + 80047ea: 687b ldr r3, [r7, #4] + 80047ec: 6a5b ldr r3, [r3, #36] @ 0x24 if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) || - 800474a: 429a cmp r2, r3 - 800474c: d001 beq.n 8004752 + 80047ee: 429a cmp r2, r3 + 80047f0: d001 beq.n 80047f6 { return HAL_ERROR; - 800474e: 2301 movs r3, #1 - 8004750: e000 b.n 8004754 + 80047f2: 2301 movs r3, #1 + 80047f4: e000 b.n 80047f8 } } } } return HAL_OK; - 8004752: 2300 movs r3, #0 + 80047f6: 2300 movs r3, #0 } - 8004754: 4618 mov r0, r3 - 8004756: 3718 adds r7, #24 - 8004758: 46bd mov sp, r7 - 800475a: bd80 pop {r7, pc} - 800475c: 40021000 .word 0x40021000 + 80047f8: 4618 mov r0, r3 + 80047fa: 3718 adds r7, #24 + 80047fc: 46bd mov sp, r7 + 80047fe: bd80 pop {r7, pc} + 8004800: 40021000 .word 0x40021000 -08004760 : +08004804 : * You can use @ref HAL_RCC_GetClockConfig() function to know which clock is * currently used as system clock source. * @retval HAL status */ HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency) { - 8004760: b580 push {r7, lr} - 8004762: b084 sub sp, #16 - 8004764: af00 add r7, sp, #0 - 8004766: 6078 str r0, [r7, #4] - 8004768: 6039 str r1, [r7, #0] + 8004804: b580 push {r7, lr} + 8004806: b084 sub sp, #16 + 8004808: af00 add r7, sp, #0 + 800480a: 6078 str r0, [r7, #4] + 800480c: 6039 str r1, [r7, #0] uint32_t tickstart; /* Check Null pointer */ if (RCC_ClkInitStruct == NULL) - 800476a: 687b ldr r3, [r7, #4] - 800476c: 2b00 cmp r3, #0 - 800476e: d101 bne.n 8004774 + 800480e: 687b ldr r3, [r7, #4] + 8004810: 2b00 cmp r3, #0 + 8004812: d101 bne.n 8004818 { return HAL_ERROR; - 8004770: 2301 movs r3, #1 - 8004772: e0d0 b.n 8004916 + 8004814: 2301 movs r3, #1 + 8004816: e0d0 b.n 80049ba must be correctly programmed according to the frequency of the CPU clock (HCLK) of the device. */ #if defined(FLASH_ACR_LATENCY) /* Increasing the number of wait states because of higher CPU frequency */ if (FLatency > __HAL_FLASH_GET_LATENCY()) - 8004774: 4b6a ldr r3, [pc, #424] @ (8004920 ) - 8004776: 681b ldr r3, [r3, #0] - 8004778: f003 0307 and.w r3, r3, #7 - 800477c: 683a ldr r2, [r7, #0] - 800477e: 429a cmp r2, r3 - 8004780: d910 bls.n 80047a4 + 8004818: 4b6a ldr r3, [pc, #424] @ (80049c4 ) + 800481a: 681b ldr r3, [r3, #0] + 800481c: f003 0307 and.w r3, r3, #7 + 8004820: 683a ldr r2, [r7, #0] + 8004822: 429a cmp r2, r3 + 8004824: d910 bls.n 8004848 { /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ __HAL_FLASH_SET_LATENCY(FLatency); - 8004782: 4b67 ldr r3, [pc, #412] @ (8004920 ) - 8004784: 681b ldr r3, [r3, #0] - 8004786: f023 0207 bic.w r2, r3, #7 - 800478a: 4965 ldr r1, [pc, #404] @ (8004920 ) - 800478c: 683b ldr r3, [r7, #0] - 800478e: 4313 orrs r3, r2 - 8004790: 600b str r3, [r1, #0] + 8004826: 4b67 ldr r3, [pc, #412] @ (80049c4 ) + 8004828: 681b ldr r3, [r3, #0] + 800482a: f023 0207 bic.w r2, r3, #7 + 800482e: 4965 ldr r1, [pc, #404] @ (80049c4 ) + 8004830: 683b ldr r3, [r7, #0] + 8004832: 4313 orrs r3, r2 + 8004834: 600b str r3, [r1, #0] /* Check that the new number of wait states is taken into account to access the Flash memory by reading the FLASH_ACR register */ if (__HAL_FLASH_GET_LATENCY() != FLatency) - 8004792: 4b63 ldr r3, [pc, #396] @ (8004920 ) - 8004794: 681b ldr r3, [r3, #0] - 8004796: f003 0307 and.w r3, r3, #7 - 800479a: 683a ldr r2, [r7, #0] - 800479c: 429a cmp r2, r3 - 800479e: d001 beq.n 80047a4 + 8004836: 4b63 ldr r3, [pc, #396] @ (80049c4 ) + 8004838: 681b ldr r3, [r3, #0] + 800483a: f003 0307 and.w r3, r3, #7 + 800483e: 683a ldr r2, [r7, #0] + 8004840: 429a cmp r2, r3 + 8004842: d001 beq.n 8004848 { return HAL_ERROR; - 80047a0: 2301 movs r3, #1 - 80047a2: e0b8 b.n 8004916 + 8004844: 2301 movs r3, #1 + 8004846: e0b8 b.n 80049ba } } #endif /* FLASH_ACR_LATENCY */ /*-------------------------- HCLK Configuration --------------------------*/ if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) - 80047a4: 687b ldr r3, [r7, #4] - 80047a6: 681b ldr r3, [r3, #0] - 80047a8: f003 0302 and.w r3, r3, #2 - 80047ac: 2b00 cmp r3, #0 - 80047ae: d020 beq.n 80047f2 + 8004848: 687b ldr r3, [r7, #4] + 800484a: 681b ldr r3, [r3, #0] + 800484c: f003 0302 and.w r3, r3, #2 + 8004850: 2b00 cmp r3, #0 + 8004852: d020 beq.n 8004896 { /* Set the highest APBx dividers in order to ensure that we do not go through a non-spec phase whatever we decrease or increase HCLK. */ if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) - 80047b0: 687b ldr r3, [r7, #4] - 80047b2: 681b ldr r3, [r3, #0] - 80047b4: f003 0304 and.w r3, r3, #4 - 80047b8: 2b00 cmp r3, #0 - 80047ba: d005 beq.n 80047c8 + 8004854: 687b ldr r3, [r7, #4] + 8004856: 681b ldr r3, [r3, #0] + 8004858: f003 0304 and.w r3, r3, #4 + 800485c: 2b00 cmp r3, #0 + 800485e: d005 beq.n 800486c { MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16); - 80047bc: 4b59 ldr r3, [pc, #356] @ (8004924 ) - 80047be: 685b ldr r3, [r3, #4] - 80047c0: 4a58 ldr r2, [pc, #352] @ (8004924 ) - 80047c2: f443 63e0 orr.w r3, r3, #1792 @ 0x700 - 80047c6: 6053 str r3, [r2, #4] + 8004860: 4b59 ldr r3, [pc, #356] @ (80049c8 ) + 8004862: 685b ldr r3, [r3, #4] + 8004864: 4a58 ldr r2, [pc, #352] @ (80049c8 ) + 8004866: f443 63e0 orr.w r3, r3, #1792 @ 0x700 + 800486a: 6053 str r3, [r2, #4] } if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) - 80047c8: 687b ldr r3, [r7, #4] - 80047ca: 681b ldr r3, [r3, #0] - 80047cc: f003 0308 and.w r3, r3, #8 - 80047d0: 2b00 cmp r3, #0 - 80047d2: d005 beq.n 80047e0 + 800486c: 687b ldr r3, [r7, #4] + 800486e: 681b ldr r3, [r3, #0] + 8004870: f003 0308 and.w r3, r3, #8 + 8004874: 2b00 cmp r3, #0 + 8004876: d005 beq.n 8004884 { MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3)); - 80047d4: 4b53 ldr r3, [pc, #332] @ (8004924 ) - 80047d6: 685b ldr r3, [r3, #4] - 80047d8: 4a52 ldr r2, [pc, #328] @ (8004924 ) - 80047da: f443 5360 orr.w r3, r3, #14336 @ 0x3800 - 80047de: 6053 str r3, [r2, #4] + 8004878: 4b53 ldr r3, [pc, #332] @ (80049c8 ) + 800487a: 685b ldr r3, [r3, #4] + 800487c: 4a52 ldr r2, [pc, #328] @ (80049c8 ) + 800487e: f443 5360 orr.w r3, r3, #14336 @ 0x3800 + 8004882: 6053 str r3, [r2, #4] } /* Set the new HCLK clock divider */ assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); - 80047e0: 4b50 ldr r3, [pc, #320] @ (8004924 ) - 80047e2: 685b ldr r3, [r3, #4] - 80047e4: f023 02f0 bic.w r2, r3, #240 @ 0xf0 - 80047e8: 687b ldr r3, [r7, #4] - 80047ea: 689b ldr r3, [r3, #8] - 80047ec: 494d ldr r1, [pc, #308] @ (8004924 ) - 80047ee: 4313 orrs r3, r2 - 80047f0: 604b str r3, [r1, #4] + 8004884: 4b50 ldr r3, [pc, #320] @ (80049c8 ) + 8004886: 685b ldr r3, [r3, #4] + 8004888: f023 02f0 bic.w r2, r3, #240 @ 0xf0 + 800488c: 687b ldr r3, [r7, #4] + 800488e: 689b ldr r3, [r3, #8] + 8004890: 494d ldr r1, [pc, #308] @ (80049c8 ) + 8004892: 4313 orrs r3, r2 + 8004894: 604b str r3, [r1, #4] } /*------------------------- SYSCLK Configuration ---------------------------*/ if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) - 80047f2: 687b ldr r3, [r7, #4] - 80047f4: 681b ldr r3, [r3, #0] - 80047f6: f003 0301 and.w r3, r3, #1 - 80047fa: 2b00 cmp r3, #0 - 80047fc: d040 beq.n 8004880 + 8004896: 687b ldr r3, [r7, #4] + 8004898: 681b ldr r3, [r3, #0] + 800489a: f003 0301 and.w r3, r3, #1 + 800489e: 2b00 cmp r3, #0 + 80048a0: d040 beq.n 8004924 { assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource)); /* HSE is selected as System Clock Source */ if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) - 80047fe: 687b ldr r3, [r7, #4] - 8004800: 685b ldr r3, [r3, #4] - 8004802: 2b01 cmp r3, #1 - 8004804: d107 bne.n 8004816 + 80048a2: 687b ldr r3, [r7, #4] + 80048a4: 685b ldr r3, [r3, #4] + 80048a6: 2b01 cmp r3, #1 + 80048a8: d107 bne.n 80048ba { /* Check the HSE ready flag */ if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) - 8004806: 4b47 ldr r3, [pc, #284] @ (8004924 ) - 8004808: 681b ldr r3, [r3, #0] - 800480a: f403 3300 and.w r3, r3, #131072 @ 0x20000 - 800480e: 2b00 cmp r3, #0 - 8004810: d115 bne.n 800483e + 80048aa: 4b47 ldr r3, [pc, #284] @ (80049c8 ) + 80048ac: 681b ldr r3, [r3, #0] + 80048ae: f403 3300 and.w r3, r3, #131072 @ 0x20000 + 80048b2: 2b00 cmp r3, #0 + 80048b4: d115 bne.n 80048e2 { return HAL_ERROR; - 8004812: 2301 movs r3, #1 - 8004814: e07f b.n 8004916 + 80048b6: 2301 movs r3, #1 + 80048b8: e07f b.n 80049ba } } /* PLL is selected as System Clock Source */ else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) - 8004816: 687b ldr r3, [r7, #4] - 8004818: 685b ldr r3, [r3, #4] - 800481a: 2b02 cmp r3, #2 - 800481c: d107 bne.n 800482e + 80048ba: 687b ldr r3, [r7, #4] + 80048bc: 685b ldr r3, [r3, #4] + 80048be: 2b02 cmp r3, #2 + 80048c0: d107 bne.n 80048d2 { /* Check the PLL ready flag */ if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) - 800481e: 4b41 ldr r3, [pc, #260] @ (8004924 ) - 8004820: 681b ldr r3, [r3, #0] - 8004822: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 - 8004826: 2b00 cmp r3, #0 - 8004828: d109 bne.n 800483e + 80048c2: 4b41 ldr r3, [pc, #260] @ (80049c8 ) + 80048c4: 681b ldr r3, [r3, #0] + 80048c6: f003 7300 and.w r3, r3, #33554432 @ 0x2000000 + 80048ca: 2b00 cmp r3, #0 + 80048cc: d109 bne.n 80048e2 { return HAL_ERROR; - 800482a: 2301 movs r3, #1 - 800482c: e073 b.n 8004916 + 80048ce: 2301 movs r3, #1 + 80048d0: e073 b.n 80049ba } /* HSI is selected as System Clock Source */ else { /* Check the HSI ready flag */ if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) - 800482e: 4b3d ldr r3, [pc, #244] @ (8004924 ) - 8004830: 681b ldr r3, [r3, #0] - 8004832: f003 0302 and.w r3, r3, #2 - 8004836: 2b00 cmp r3, #0 - 8004838: d101 bne.n 800483e + 80048d2: 4b3d ldr r3, [pc, #244] @ (80049c8 ) + 80048d4: 681b ldr r3, [r3, #0] + 80048d6: f003 0302 and.w r3, r3, #2 + 80048da: 2b00 cmp r3, #0 + 80048dc: d101 bne.n 80048e2 { return HAL_ERROR; - 800483a: 2301 movs r3, #1 - 800483c: e06b b.n 8004916 + 80048de: 2301 movs r3, #1 + 80048e0: e06b b.n 80049ba } } __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource); - 800483e: 4b39 ldr r3, [pc, #228] @ (8004924 ) - 8004840: 685b ldr r3, [r3, #4] - 8004842: f023 0203 bic.w r2, r3, #3 - 8004846: 687b ldr r3, [r7, #4] - 8004848: 685b ldr r3, [r3, #4] - 800484a: 4936 ldr r1, [pc, #216] @ (8004924 ) - 800484c: 4313 orrs r3, r2 - 800484e: 604b str r3, [r1, #4] + 80048e2: 4b39 ldr r3, [pc, #228] @ (80049c8 ) + 80048e4: 685b ldr r3, [r3, #4] + 80048e6: f023 0203 bic.w r2, r3, #3 + 80048ea: 687b ldr r3, [r7, #4] + 80048ec: 685b ldr r3, [r3, #4] + 80048ee: 4936 ldr r1, [pc, #216] @ (80049c8 ) + 80048f0: 4313 orrs r3, r2 + 80048f2: 604b str r3, [r1, #4] /* Get Start Tick */ tickstart = HAL_GetTick(); - 8004850: f7fd ff28 bl 80026a4 - 8004854: 60f8 str r0, [r7, #12] + 80048f4: f7fd ff28 bl 8002748 + 80048f8: 60f8 str r0, [r7, #12] while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) - 8004856: e00a b.n 800486e + 80048fa: e00a b.n 8004912 { if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) - 8004858: f7fd ff24 bl 80026a4 - 800485c: 4602 mov r2, r0 - 800485e: 68fb ldr r3, [r7, #12] - 8004860: 1ad3 subs r3, r2, r3 - 8004862: f241 3288 movw r2, #5000 @ 0x1388 - 8004866: 4293 cmp r3, r2 - 8004868: d901 bls.n 800486e + 80048fc: f7fd ff24 bl 8002748 + 8004900: 4602 mov r2, r0 + 8004902: 68fb ldr r3, [r7, #12] + 8004904: 1ad3 subs r3, r2, r3 + 8004906: f241 3288 movw r2, #5000 @ 0x1388 + 800490a: 4293 cmp r3, r2 + 800490c: d901 bls.n 8004912 { return HAL_TIMEOUT; - 800486a: 2303 movs r3, #3 - 800486c: e053 b.n 8004916 + 800490e: 2303 movs r3, #3 + 8004910: e053 b.n 80049ba while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) - 800486e: 4b2d ldr r3, [pc, #180] @ (8004924 ) - 8004870: 685b ldr r3, [r3, #4] - 8004872: f003 020c and.w r2, r3, #12 - 8004876: 687b ldr r3, [r7, #4] - 8004878: 685b ldr r3, [r3, #4] - 800487a: 009b lsls r3, r3, #2 - 800487c: 429a cmp r2, r3 - 800487e: d1eb bne.n 8004858 + 8004912: 4b2d ldr r3, [pc, #180] @ (80049c8 ) + 8004914: 685b ldr r3, [r3, #4] + 8004916: f003 020c and.w r2, r3, #12 + 800491a: 687b ldr r3, [r7, #4] + 800491c: 685b ldr r3, [r3, #4] + 800491e: 009b lsls r3, r3, #2 + 8004920: 429a cmp r2, r3 + 8004922: d1eb bne.n 80048fc } } #if defined(FLASH_ACR_LATENCY) /* Decreasing the number of wait states because of lower CPU frequency */ if (FLatency < __HAL_FLASH_GET_LATENCY()) - 8004880: 4b27 ldr r3, [pc, #156] @ (8004920 ) - 8004882: 681b ldr r3, [r3, #0] - 8004884: f003 0307 and.w r3, r3, #7 - 8004888: 683a ldr r2, [r7, #0] - 800488a: 429a cmp r2, r3 - 800488c: d210 bcs.n 80048b0 + 8004924: 4b27 ldr r3, [pc, #156] @ (80049c4 ) + 8004926: 681b ldr r3, [r3, #0] + 8004928: f003 0307 and.w r3, r3, #7 + 800492c: 683a ldr r2, [r7, #0] + 800492e: 429a cmp r2, r3 + 8004930: d210 bcs.n 8004954 { /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ __HAL_FLASH_SET_LATENCY(FLatency); - 800488e: 4b24 ldr r3, [pc, #144] @ (8004920 ) - 8004890: 681b ldr r3, [r3, #0] - 8004892: f023 0207 bic.w r2, r3, #7 - 8004896: 4922 ldr r1, [pc, #136] @ (8004920 ) - 8004898: 683b ldr r3, [r7, #0] - 800489a: 4313 orrs r3, r2 - 800489c: 600b str r3, [r1, #0] + 8004932: 4b24 ldr r3, [pc, #144] @ (80049c4 ) + 8004934: 681b ldr r3, [r3, #0] + 8004936: f023 0207 bic.w r2, r3, #7 + 800493a: 4922 ldr r1, [pc, #136] @ (80049c4 ) + 800493c: 683b ldr r3, [r7, #0] + 800493e: 4313 orrs r3, r2 + 8004940: 600b str r3, [r1, #0] /* Check that the new number of wait states is taken into account to access the Flash memory by reading the FLASH_ACR register */ if (__HAL_FLASH_GET_LATENCY() != FLatency) - 800489e: 4b20 ldr r3, [pc, #128] @ (8004920 ) - 80048a0: 681b ldr r3, [r3, #0] - 80048a2: f003 0307 and.w r3, r3, #7 - 80048a6: 683a ldr r2, [r7, #0] - 80048a8: 429a cmp r2, r3 - 80048aa: d001 beq.n 80048b0 + 8004942: 4b20 ldr r3, [pc, #128] @ (80049c4 ) + 8004944: 681b ldr r3, [r3, #0] + 8004946: f003 0307 and.w r3, r3, #7 + 800494a: 683a ldr r2, [r7, #0] + 800494c: 429a cmp r2, r3 + 800494e: d001 beq.n 8004954 { return HAL_ERROR; - 80048ac: 2301 movs r3, #1 - 80048ae: e032 b.n 8004916 + 8004950: 2301 movs r3, #1 + 8004952: e032 b.n 80049ba } } #endif /* FLASH_ACR_LATENCY */ /*-------------------------- PCLK1 Configuration ---------------------------*/ if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) - 80048b0: 687b ldr r3, [r7, #4] - 80048b2: 681b ldr r3, [r3, #0] - 80048b4: f003 0304 and.w r3, r3, #4 - 80048b8: 2b00 cmp r3, #0 - 80048ba: d008 beq.n 80048ce + 8004954: 687b ldr r3, [r7, #4] + 8004956: 681b ldr r3, [r3, #0] + 8004958: f003 0304 and.w r3, r3, #4 + 800495c: 2b00 cmp r3, #0 + 800495e: d008 beq.n 8004972 { assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider)); MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider); - 80048bc: 4b19 ldr r3, [pc, #100] @ (8004924 ) - 80048be: 685b ldr r3, [r3, #4] - 80048c0: f423 62e0 bic.w r2, r3, #1792 @ 0x700 - 80048c4: 687b ldr r3, [r7, #4] - 80048c6: 68db ldr r3, [r3, #12] - 80048c8: 4916 ldr r1, [pc, #88] @ (8004924 ) - 80048ca: 4313 orrs r3, r2 - 80048cc: 604b str r3, [r1, #4] + 8004960: 4b19 ldr r3, [pc, #100] @ (80049c8 ) + 8004962: 685b ldr r3, [r3, #4] + 8004964: f423 62e0 bic.w r2, r3, #1792 @ 0x700 + 8004968: 687b ldr r3, [r7, #4] + 800496a: 68db ldr r3, [r3, #12] + 800496c: 4916 ldr r1, [pc, #88] @ (80049c8 ) + 800496e: 4313 orrs r3, r2 + 8004970: 604b str r3, [r1, #4] } /*-------------------------- PCLK2 Configuration ---------------------------*/ if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) - 80048ce: 687b ldr r3, [r7, #4] - 80048d0: 681b ldr r3, [r3, #0] - 80048d2: f003 0308 and.w r3, r3, #8 - 80048d6: 2b00 cmp r3, #0 - 80048d8: d009 beq.n 80048ee + 8004972: 687b ldr r3, [r7, #4] + 8004974: 681b ldr r3, [r3, #0] + 8004976: f003 0308 and.w r3, r3, #8 + 800497a: 2b00 cmp r3, #0 + 800497c: d009 beq.n 8004992 { assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider)); MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3)); - 80048da: 4b12 ldr r3, [pc, #72] @ (8004924 ) - 80048dc: 685b ldr r3, [r3, #4] - 80048de: f423 5260 bic.w r2, r3, #14336 @ 0x3800 - 80048e2: 687b ldr r3, [r7, #4] - 80048e4: 691b ldr r3, [r3, #16] - 80048e6: 00db lsls r3, r3, #3 - 80048e8: 490e ldr r1, [pc, #56] @ (8004924 ) - 80048ea: 4313 orrs r3, r2 - 80048ec: 604b str r3, [r1, #4] + 800497e: 4b12 ldr r3, [pc, #72] @ (80049c8 ) + 8004980: 685b ldr r3, [r3, #4] + 8004982: f423 5260 bic.w r2, r3, #14336 @ 0x3800 + 8004986: 687b ldr r3, [r7, #4] + 8004988: 691b ldr r3, [r3, #16] + 800498a: 00db lsls r3, r3, #3 + 800498c: 490e ldr r1, [pc, #56] @ (80049c8 ) + 800498e: 4313 orrs r3, r2 + 8004990: 604b str r3, [r1, #4] } /* Update the SystemCoreClock global variable */ SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]; - 80048ee: f000 f821 bl 8004934 - 80048f2: 4602 mov r2, r0 - 80048f4: 4b0b ldr r3, [pc, #44] @ (8004924 ) - 80048f6: 685b ldr r3, [r3, #4] - 80048f8: 091b lsrs r3, r3, #4 - 80048fa: f003 030f and.w r3, r3, #15 - 80048fe: 490a ldr r1, [pc, #40] @ (8004928 ) - 8004900: 5ccb ldrb r3, [r1, r3] - 8004902: fa22 f303 lsr.w r3, r2, r3 - 8004906: 4a09 ldr r2, [pc, #36] @ (800492c ) - 8004908: 6013 str r3, [r2, #0] + 8004992: f000 f821 bl 80049d8 + 8004996: 4602 mov r2, r0 + 8004998: 4b0b ldr r3, [pc, #44] @ (80049c8 ) + 800499a: 685b ldr r3, [r3, #4] + 800499c: 091b lsrs r3, r3, #4 + 800499e: f003 030f and.w r3, r3, #15 + 80049a2: 490a ldr r1, [pc, #40] @ (80049cc ) + 80049a4: 5ccb ldrb r3, [r1, r3] + 80049a6: fa22 f303 lsr.w r3, r2, r3 + 80049aa: 4a09 ldr r2, [pc, #36] @ (80049d0 ) + 80049ac: 6013 str r3, [r2, #0] /* Configure the source of time base considering new system clocks settings*/ HAL_InitTick(uwTickPrio); - 800490a: 4b09 ldr r3, [pc, #36] @ (8004930 ) - 800490c: 681b ldr r3, [r3, #0] - 800490e: 4618 mov r0, r3 - 8004910: f7fd fe86 bl 8002620 + 80049ae: 4b09 ldr r3, [pc, #36] @ (80049d4 ) + 80049b0: 681b ldr r3, [r3, #0] + 80049b2: 4618 mov r0, r3 + 80049b4: f7fd fe86 bl 80026c4 return HAL_OK; - 8004914: 2300 movs r3, #0 + 80049b8: 2300 movs r3, #0 } - 8004916: 4618 mov r0, r3 - 8004918: 3710 adds r7, #16 - 800491a: 46bd mov sp, r7 - 800491c: bd80 pop {r7, pc} - 800491e: bf00 nop - 8004920: 40022000 .word 0x40022000 - 8004924: 40021000 .word 0x40021000 - 8004928: 080062a0 .word 0x080062a0 - 800492c: 20000004 .word 0x20000004 - 8004930: 20000008 .word 0x20000008 + 80049ba: 4618 mov r0, r3 + 80049bc: 3710 adds r7, #16 + 80049be: 46bd mov sp, r7 + 80049c0: bd80 pop {r7, pc} + 80049c2: bf00 nop + 80049c4: 40022000 .word 0x40022000 + 80049c8: 40021000 .word 0x40021000 + 80049cc: 08006344 .word 0x08006344 + 80049d0: 20000004 .word 0x20000004 + 80049d4: 20000008 .word 0x20000008 -08004934 : +080049d8 : * right SYSCLK value. Otherwise, any configuration based on this function will be incorrect. * * @retval SYSCLK frequency */ uint32_t HAL_RCC_GetSysClockFreq(void) { - 8004934: b480 push {r7} - 8004936: b087 sub sp, #28 - 8004938: af00 add r7, sp, #0 + 80049d8: b480 push {r7} + 80049da: b087 sub sp, #28 + 80049dc: af00 add r7, sp, #0 #else static const uint8_t aPredivFactorTable[2U] = {1, 2}; #endif /*RCC_CFGR2_PREDIV1*/ #endif uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U; - 800493a: 2300 movs r3, #0 - 800493c: 60fb str r3, [r7, #12] - 800493e: 2300 movs r3, #0 - 8004940: 60bb str r3, [r7, #8] - 8004942: 2300 movs r3, #0 - 8004944: 617b str r3, [r7, #20] - 8004946: 2300 movs r3, #0 - 8004948: 607b str r3, [r7, #4] + 80049de: 2300 movs r3, #0 + 80049e0: 60fb str r3, [r7, #12] + 80049e2: 2300 movs r3, #0 + 80049e4: 60bb str r3, [r7, #8] + 80049e6: 2300 movs r3, #0 + 80049e8: 617b str r3, [r7, #20] + 80049ea: 2300 movs r3, #0 + 80049ec: 607b str r3, [r7, #4] uint32_t sysclockfreq = 0U; - 800494a: 2300 movs r3, #0 - 800494c: 613b str r3, [r7, #16] + 80049ee: 2300 movs r3, #0 + 80049f0: 613b str r3, [r7, #16] #if defined(RCC_CFGR2_PREDIV1SRC) uint32_t prediv2 = 0U, pll2mul = 0U; #endif /*RCC_CFGR2_PREDIV1SRC*/ tmpreg = RCC->CFGR; - 800494e: 4b1e ldr r3, [pc, #120] @ (80049c8 ) - 8004950: 685b ldr r3, [r3, #4] - 8004952: 60fb str r3, [r7, #12] + 80049f2: 4b1e ldr r3, [pc, #120] @ (8004a6c ) + 80049f4: 685b ldr r3, [r3, #4] + 80049f6: 60fb str r3, [r7, #12] /* Get SYSCLK source -------------------------------------------------------*/ switch (tmpreg & RCC_CFGR_SWS) - 8004954: 68fb ldr r3, [r7, #12] - 8004956: f003 030c and.w r3, r3, #12 - 800495a: 2b04 cmp r3, #4 - 800495c: d002 beq.n 8004964 - 800495e: 2b08 cmp r3, #8 - 8004960: d003 beq.n 800496a - 8004962: e027 b.n 80049b4 + 80049f8: 68fb ldr r3, [r7, #12] + 80049fa: f003 030c and.w r3, r3, #12 + 80049fe: 2b04 cmp r3, #4 + 8004a00: d002 beq.n 8004a08 + 8004a02: 2b08 cmp r3, #8 + 8004a04: d003 beq.n 8004a0e + 8004a06: e027 b.n 8004a58 { case RCC_SYSCLKSOURCE_STATUS_HSE: /* HSE used as system clock */ { sysclockfreq = HSE_VALUE; - 8004964: 4b19 ldr r3, [pc, #100] @ (80049cc ) - 8004966: 613b str r3, [r7, #16] + 8004a08: 4b19 ldr r3, [pc, #100] @ (8004a70 ) + 8004a0a: 613b str r3, [r7, #16] break; - 8004968: e027 b.n 80049ba + 8004a0c: e027 b.n 8004a5e } case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock */ { pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos]; - 800496a: 68fb ldr r3, [r7, #12] - 800496c: 0c9b lsrs r3, r3, #18 - 800496e: f003 030f and.w r3, r3, #15 - 8004972: 4a17 ldr r2, [pc, #92] @ (80049d0 ) - 8004974: 5cd3 ldrb r3, [r2, r3] - 8004976: 607b str r3, [r7, #4] + 8004a0e: 68fb ldr r3, [r7, #12] + 8004a10: 0c9b lsrs r3, r3, #18 + 8004a12: f003 030f and.w r3, r3, #15 + 8004a16: 4a17 ldr r2, [pc, #92] @ (8004a74 ) + 8004a18: 5cd3 ldrb r3, [r2, r3] + 8004a1a: 607b str r3, [r7, #4] if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2) - 8004978: 68fb ldr r3, [r7, #12] - 800497a: f403 3380 and.w r3, r3, #65536 @ 0x10000 - 800497e: 2b00 cmp r3, #0 - 8004980: d010 beq.n 80049a4 + 8004a1c: 68fb ldr r3, [r7, #12] + 8004a1e: f403 3380 and.w r3, r3, #65536 @ 0x10000 + 8004a22: 2b00 cmp r3, #0 + 8004a24: d010 beq.n 8004a48 { #if defined(RCC_CFGR2_PREDIV1) prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos]; #else prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos]; - 8004982: 4b11 ldr r3, [pc, #68] @ (80049c8 ) - 8004984: 685b ldr r3, [r3, #4] - 8004986: 0c5b lsrs r3, r3, #17 - 8004988: f003 0301 and.w r3, r3, #1 - 800498c: 4a11 ldr r2, [pc, #68] @ (80049d4 ) - 800498e: 5cd3 ldrb r3, [r2, r3] - 8004990: 60bb str r3, [r7, #8] + 8004a26: 4b11 ldr r3, [pc, #68] @ (8004a6c ) + 8004a28: 685b ldr r3, [r3, #4] + 8004a2a: 0c5b lsrs r3, r3, #17 + 8004a2c: f003 0301 and.w r3, r3, #1 + 8004a30: 4a11 ldr r2, [pc, #68] @ (8004a78 ) + 8004a32: 5cd3 ldrb r3, [r2, r3] + 8004a34: 60bb str r3, [r7, #8] { pllclk = pllclk / 2; } #else /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */ pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv); - 8004992: 687b ldr r3, [r7, #4] - 8004994: 4a0d ldr r2, [pc, #52] @ (80049cc ) - 8004996: fb03 f202 mul.w r2, r3, r2 - 800499a: 68bb ldr r3, [r7, #8] - 800499c: fbb2 f3f3 udiv r3, r2, r3 - 80049a0: 617b str r3, [r7, #20] - 80049a2: e004 b.n 80049ae + 8004a36: 687b ldr r3, [r7, #4] + 8004a38: 4a0d ldr r2, [pc, #52] @ (8004a70 ) + 8004a3a: fb03 f202 mul.w r2, r3, r2 + 8004a3e: 68bb ldr r3, [r7, #8] + 8004a40: fbb2 f3f3 udiv r3, r2, r3 + 8004a44: 617b str r3, [r7, #20] + 8004a46: e004 b.n 8004a52 #endif /*RCC_CFGR2_PREDIV1SRC*/ } else { /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */ pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul); - 80049a4: 687b ldr r3, [r7, #4] - 80049a6: 4a0c ldr r2, [pc, #48] @ (80049d8 ) - 80049a8: fb02 f303 mul.w r3, r2, r3 - 80049ac: 617b str r3, [r7, #20] + 8004a48: 687b ldr r3, [r7, #4] + 8004a4a: 4a0c ldr r2, [pc, #48] @ (8004a7c ) + 8004a4c: fb02 f303 mul.w r3, r2, r3 + 8004a50: 617b str r3, [r7, #20] } sysclockfreq = pllclk; - 80049ae: 697b ldr r3, [r7, #20] - 80049b0: 613b str r3, [r7, #16] + 8004a52: 697b ldr r3, [r7, #20] + 8004a54: 613b str r3, [r7, #16] break; - 80049b2: e002 b.n 80049ba + 8004a56: e002 b.n 8004a5e } case RCC_SYSCLKSOURCE_STATUS_HSI: /* HSI used as system clock source */ default: /* HSI used as system clock */ { sysclockfreq = HSI_VALUE; - 80049b4: 4b09 ldr r3, [pc, #36] @ (80049dc ) - 80049b6: 613b str r3, [r7, #16] + 8004a58: 4b09 ldr r3, [pc, #36] @ (8004a80 ) + 8004a5a: 613b str r3, [r7, #16] break; - 80049b8: bf00 nop + 8004a5c: bf00 nop } } return sysclockfreq; - 80049ba: 693b ldr r3, [r7, #16] + 8004a5e: 693b ldr r3, [r7, #16] } - 80049bc: 4618 mov r0, r3 - 80049be: 371c adds r7, #28 - 80049c0: 46bd mov sp, r7 - 80049c2: bc80 pop {r7} - 80049c4: 4770 bx lr - 80049c6: bf00 nop - 80049c8: 40021000 .word 0x40021000 - 80049cc: 00b71b00 .word 0x00b71b00 - 80049d0: 080062b8 .word 0x080062b8 - 80049d4: 080062c8 .word 0x080062c8 - 80049d8: 003d0900 .word 0x003d0900 - 80049dc: 007a1200 .word 0x007a1200 + 8004a60: 4618 mov r0, r3 + 8004a62: 371c adds r7, #28 + 8004a64: 46bd mov sp, r7 + 8004a66: bc80 pop {r7} + 8004a68: 4770 bx lr + 8004a6a: bf00 nop + 8004a6c: 40021000 .word 0x40021000 + 8004a70: 00b71b00 .word 0x00b71b00 + 8004a74: 0800635c .word 0x0800635c + 8004a78: 0800636c .word 0x0800636c + 8004a7c: 003d0900 .word 0x003d0900 + 8004a80: 007a1200 .word 0x007a1200 -080049e0 : +08004a84 : * @note The SystemCoreClock CMSIS variable is used to store System Clock Frequency * and updated within this function * @retval HCLK frequency */ uint32_t HAL_RCC_GetHCLKFreq(void) { - 80049e0: b480 push {r7} - 80049e2: af00 add r7, sp, #0 + 8004a84: b480 push {r7} + 8004a86: af00 add r7, sp, #0 return SystemCoreClock; - 80049e4: 4b02 ldr r3, [pc, #8] @ (80049f0 ) - 80049e6: 681b ldr r3, [r3, #0] + 8004a88: 4b02 ldr r3, [pc, #8] @ (8004a94 ) + 8004a8a: 681b ldr r3, [r3, #0] } - 80049e8: 4618 mov r0, r3 - 80049ea: 46bd mov sp, r7 - 80049ec: bc80 pop {r7} - 80049ee: 4770 bx lr - 80049f0: 20000004 .word 0x20000004 + 8004a8c: 4618 mov r0, r3 + 8004a8e: 46bd mov sp, r7 + 8004a90: bc80 pop {r7} + 8004a92: 4770 bx lr + 8004a94: 20000004 .word 0x20000004 -080049f4 : +08004a98 : * @note Each time PCLK1 changes, this function must be called to update the * right PCLK1 value. Otherwise, any configuration based on this function will be incorrect. * @retval PCLK1 frequency */ uint32_t HAL_RCC_GetPCLK1Freq(void) { - 80049f4: b580 push {r7, lr} - 80049f6: af00 add r7, sp, #0 + 8004a98: b580 push {r7, lr} + 8004a9a: af00 add r7, sp, #0 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]); - 80049f8: f7ff fff2 bl 80049e0 - 80049fc: 4602 mov r2, r0 - 80049fe: 4b05 ldr r3, [pc, #20] @ (8004a14 ) - 8004a00: 685b ldr r3, [r3, #4] - 8004a02: 0a1b lsrs r3, r3, #8 - 8004a04: f003 0307 and.w r3, r3, #7 - 8004a08: 4903 ldr r1, [pc, #12] @ (8004a18 ) - 8004a0a: 5ccb ldrb r3, [r1, r3] - 8004a0c: fa22 f303 lsr.w r3, r2, r3 + 8004a9c: f7ff fff2 bl 8004a84 + 8004aa0: 4602 mov r2, r0 + 8004aa2: 4b05 ldr r3, [pc, #20] @ (8004ab8 ) + 8004aa4: 685b ldr r3, [r3, #4] + 8004aa6: 0a1b lsrs r3, r3, #8 + 8004aa8: f003 0307 and.w r3, r3, #7 + 8004aac: 4903 ldr r1, [pc, #12] @ (8004abc ) + 8004aae: 5ccb ldrb r3, [r1, r3] + 8004ab0: fa22 f303 lsr.w r3, r2, r3 } - 8004a10: 4618 mov r0, r3 - 8004a12: bd80 pop {r7, pc} - 8004a14: 40021000 .word 0x40021000 - 8004a18: 080062b0 .word 0x080062b0 + 8004ab4: 4618 mov r0, r3 + 8004ab6: bd80 pop {r7, pc} + 8004ab8: 40021000 .word 0x40021000 + 8004abc: 08006354 .word 0x08006354 -08004a1c : +08004ac0 : * @note Each time PCLK2 changes, this function must be called to update the * right PCLK2 value. Otherwise, any configuration based on this function will be incorrect. * @retval PCLK2 frequency */ uint32_t HAL_RCC_GetPCLK2Freq(void) { - 8004a1c: b580 push {r7, lr} - 8004a1e: af00 add r7, sp, #0 + 8004ac0: b580 push {r7, lr} + 8004ac2: af00 add r7, sp, #0 /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/ return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]); - 8004a20: f7ff ffde bl 80049e0 - 8004a24: 4602 mov r2, r0 - 8004a26: 4b05 ldr r3, [pc, #20] @ (8004a3c ) - 8004a28: 685b ldr r3, [r3, #4] - 8004a2a: 0adb lsrs r3, r3, #11 - 8004a2c: f003 0307 and.w r3, r3, #7 - 8004a30: 4903 ldr r1, [pc, #12] @ (8004a40 ) - 8004a32: 5ccb ldrb r3, [r1, r3] - 8004a34: fa22 f303 lsr.w r3, r2, r3 + 8004ac4: f7ff ffde bl 8004a84 + 8004ac8: 4602 mov r2, r0 + 8004aca: 4b05 ldr r3, [pc, #20] @ (8004ae0 ) + 8004acc: 685b ldr r3, [r3, #4] + 8004ace: 0adb lsrs r3, r3, #11 + 8004ad0: f003 0307 and.w r3, r3, #7 + 8004ad4: 4903 ldr r1, [pc, #12] @ (8004ae4 ) + 8004ad6: 5ccb ldrb r3, [r1, r3] + 8004ad8: fa22 f303 lsr.w r3, r2, r3 } - 8004a38: 4618 mov r0, r3 - 8004a3a: bd80 pop {r7, pc} - 8004a3c: 40021000 .word 0x40021000 - 8004a40: 080062b0 .word 0x080062b0 + 8004adc: 4618 mov r0, r3 + 8004ade: bd80 pop {r7, pc} + 8004ae0: 40021000 .word 0x40021000 + 8004ae4: 08006354 .word 0x08006354 -08004a44 : +08004ae8 : * @brief This function provides delay (in milliseconds) based on CPU cycles method. * @param mdelay: specifies the delay time length, in milliseconds. * @retval None */ static void RCC_Delay(uint32_t mdelay) { - 8004a44: b480 push {r7} - 8004a46: b085 sub sp, #20 - 8004a48: af00 add r7, sp, #0 - 8004a4a: 6078 str r0, [r7, #4] + 8004ae8: b480 push {r7} + 8004aea: b085 sub sp, #20 + 8004aec: af00 add r7, sp, #0 + 8004aee: 6078 str r0, [r7, #4] __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U); - 8004a4c: 4b0a ldr r3, [pc, #40] @ (8004a78 ) - 8004a4e: 681b ldr r3, [r3, #0] - 8004a50: 4a0a ldr r2, [pc, #40] @ (8004a7c ) - 8004a52: fba2 2303 umull r2, r3, r2, r3 - 8004a56: 0a5b lsrs r3, r3, #9 - 8004a58: 687a ldr r2, [r7, #4] - 8004a5a: fb02 f303 mul.w r3, r2, r3 - 8004a5e: 60fb str r3, [r7, #12] + 8004af0: 4b0a ldr r3, [pc, #40] @ (8004b1c ) + 8004af2: 681b ldr r3, [r3, #0] + 8004af4: 4a0a ldr r2, [pc, #40] @ (8004b20 ) + 8004af6: fba2 2303 umull r2, r3, r2, r3 + 8004afa: 0a5b lsrs r3, r3, #9 + 8004afc: 687a ldr r2, [r7, #4] + 8004afe: fb02 f303 mul.w r3, r2, r3 + 8004b02: 60fb str r3, [r7, #12] do { __NOP(); - 8004a60: bf00 nop + 8004b04: bf00 nop } while (Delay --); - 8004a62: 68fb ldr r3, [r7, #12] - 8004a64: 1e5a subs r2, r3, #1 - 8004a66: 60fa str r2, [r7, #12] - 8004a68: 2b00 cmp r3, #0 - 8004a6a: d1f9 bne.n 8004a60 + 8004b06: 68fb ldr r3, [r7, #12] + 8004b08: 1e5a subs r2, r3, #1 + 8004b0a: 60fa str r2, [r7, #12] + 8004b0c: 2b00 cmp r3, #0 + 8004b0e: d1f9 bne.n 8004b04 } - 8004a6c: bf00 nop - 8004a6e: bf00 nop - 8004a70: 3714 adds r7, #20 - 8004a72: 46bd mov sp, r7 - 8004a74: bc80 pop {r7} - 8004a76: 4770 bx lr - 8004a78: 20000004 .word 0x20000004 - 8004a7c: 10624dd3 .word 0x10624dd3 + 8004b10: bf00 nop + 8004b12: bf00 nop + 8004b14: 3714 adds r7, #20 + 8004b16: 46bd mov sp, r7 + 8004b18: bc80 pop {r7} + 8004b1a: 4770 bx lr + 8004b1c: 20000004 .word 0x20000004 + 8004b20: 10624dd3 .word 0x10624dd3 -08004a80 : +08004b24 : * manually disable it. * * @retval HAL status */ HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) { - 8004a80: b580 push {r7, lr} - 8004a82: b086 sub sp, #24 - 8004a84: af00 add r7, sp, #0 - 8004a86: 6078 str r0, [r7, #4] + 8004b24: b580 push {r7, lr} + 8004b26: b086 sub sp, #24 + 8004b28: af00 add r7, sp, #0 + 8004b2a: 6078 str r0, [r7, #4] uint32_t tickstart = 0U, temp_reg = 0U; - 8004a88: 2300 movs r3, #0 - 8004a8a: 613b str r3, [r7, #16] - 8004a8c: 2300 movs r3, #0 - 8004a8e: 60fb str r3, [r7, #12] + 8004b2c: 2300 movs r3, #0 + 8004b2e: 613b str r3, [r7, #16] + 8004b30: 2300 movs r3, #0 + 8004b32: 60fb str r3, [r7, #12] /* Check the parameters */ assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection)); /*------------------------------- RTC/LCD Configuration ------------------------*/ if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)) - 8004a90: 687b ldr r3, [r7, #4] - 8004a92: 681b ldr r3, [r3, #0] - 8004a94: f003 0301 and.w r3, r3, #1 - 8004a98: 2b00 cmp r3, #0 - 8004a9a: d07d beq.n 8004b98 + 8004b34: 687b ldr r3, [r7, #4] + 8004b36: 681b ldr r3, [r3, #0] + 8004b38: f003 0301 and.w r3, r3, #1 + 8004b3c: 2b00 cmp r3, #0 + 8004b3e: d07d beq.n 8004c3c { FlagStatus pwrclkchanged = RESET; - 8004a9c: 2300 movs r3, #0 - 8004a9e: 75fb strb r3, [r7, #23] + 8004b40: 2300 movs r3, #0 + 8004b42: 75fb strb r3, [r7, #23] assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection)); /* As soon as function is called to change RTC clock source, activation of the power domain is done. */ /* Requires to enable write access to Backup Domain of necessary */ if (__HAL_RCC_PWR_IS_CLK_DISABLED()) - 8004aa0: 4b4f ldr r3, [pc, #316] @ (8004be0 ) - 8004aa2: 69db ldr r3, [r3, #28] - 8004aa4: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 - 8004aa8: 2b00 cmp r3, #0 - 8004aaa: d10d bne.n 8004ac8 + 8004b44: 4b4f ldr r3, [pc, #316] @ (8004c84 ) + 8004b46: 69db ldr r3, [r3, #28] + 8004b48: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 + 8004b4c: 2b00 cmp r3, #0 + 8004b4e: d10d bne.n 8004b6c { __HAL_RCC_PWR_CLK_ENABLE(); - 8004aac: 4b4c ldr r3, [pc, #304] @ (8004be0 ) - 8004aae: 69db ldr r3, [r3, #28] - 8004ab0: 4a4b ldr r2, [pc, #300] @ (8004be0 ) - 8004ab2: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000 - 8004ab6: 61d3 str r3, [r2, #28] - 8004ab8: 4b49 ldr r3, [pc, #292] @ (8004be0 ) - 8004aba: 69db ldr r3, [r3, #28] - 8004abc: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 - 8004ac0: 60bb str r3, [r7, #8] - 8004ac2: 68bb ldr r3, [r7, #8] + 8004b50: 4b4c ldr r3, [pc, #304] @ (8004c84 ) + 8004b52: 69db ldr r3, [r3, #28] + 8004b54: 4a4b ldr r2, [pc, #300] @ (8004c84 ) + 8004b56: f043 5380 orr.w r3, r3, #268435456 @ 0x10000000 + 8004b5a: 61d3 str r3, [r2, #28] + 8004b5c: 4b49 ldr r3, [pc, #292] @ (8004c84 ) + 8004b5e: 69db ldr r3, [r3, #28] + 8004b60: f003 5380 and.w r3, r3, #268435456 @ 0x10000000 + 8004b64: 60bb str r3, [r7, #8] + 8004b66: 68bb ldr r3, [r7, #8] pwrclkchanged = SET; - 8004ac4: 2301 movs r3, #1 - 8004ac6: 75fb strb r3, [r7, #23] + 8004b68: 2301 movs r3, #1 + 8004b6a: 75fb strb r3, [r7, #23] } if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) - 8004ac8: 4b46 ldr r3, [pc, #280] @ (8004be4 ) - 8004aca: 681b ldr r3, [r3, #0] - 8004acc: f403 7380 and.w r3, r3, #256 @ 0x100 - 8004ad0: 2b00 cmp r3, #0 - 8004ad2: d118 bne.n 8004b06 + 8004b6c: 4b46 ldr r3, [pc, #280] @ (8004c88 ) + 8004b6e: 681b ldr r3, [r3, #0] + 8004b70: f403 7380 and.w r3, r3, #256 @ 0x100 + 8004b74: 2b00 cmp r3, #0 + 8004b76: d118 bne.n 8004baa { /* Enable write access to Backup domain */ SET_BIT(PWR->CR, PWR_CR_DBP); - 8004ad4: 4b43 ldr r3, [pc, #268] @ (8004be4 ) - 8004ad6: 681b ldr r3, [r3, #0] - 8004ad8: 4a42 ldr r2, [pc, #264] @ (8004be4 ) - 8004ada: f443 7380 orr.w r3, r3, #256 @ 0x100 - 8004ade: 6013 str r3, [r2, #0] + 8004b78: 4b43 ldr r3, [pc, #268] @ (8004c88 ) + 8004b7a: 681b ldr r3, [r3, #0] + 8004b7c: 4a42 ldr r2, [pc, #264] @ (8004c88 ) + 8004b7e: f443 7380 orr.w r3, r3, #256 @ 0x100 + 8004b82: 6013 str r3, [r2, #0] /* Wait for Backup domain Write protection disable */ tickstart = HAL_GetTick(); - 8004ae0: f7fd fde0 bl 80026a4 - 8004ae4: 6138 str r0, [r7, #16] + 8004b84: f7fd fde0 bl 8002748 + 8004b88: 6138 str r0, [r7, #16] while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) - 8004ae6: e008 b.n 8004afa + 8004b8a: e008 b.n 8004b9e { if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) - 8004ae8: f7fd fddc bl 80026a4 - 8004aec: 4602 mov r2, r0 - 8004aee: 693b ldr r3, [r7, #16] - 8004af0: 1ad3 subs r3, r2, r3 - 8004af2: 2b64 cmp r3, #100 @ 0x64 - 8004af4: d901 bls.n 8004afa + 8004b8c: f7fd fddc bl 8002748 + 8004b90: 4602 mov r2, r0 + 8004b92: 693b ldr r3, [r7, #16] + 8004b94: 1ad3 subs r3, r2, r3 + 8004b96: 2b64 cmp r3, #100 @ 0x64 + 8004b98: d901 bls.n 8004b9e { return HAL_TIMEOUT; - 8004af6: 2303 movs r3, #3 - 8004af8: e06d b.n 8004bd6 + 8004b9a: 2303 movs r3, #3 + 8004b9c: e06d b.n 8004c7a while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) - 8004afa: 4b3a ldr r3, [pc, #232] @ (8004be4 ) - 8004afc: 681b ldr r3, [r3, #0] - 8004afe: f403 7380 and.w r3, r3, #256 @ 0x100 - 8004b02: 2b00 cmp r3, #0 - 8004b04: d0f0 beq.n 8004ae8 + 8004b9e: 4b3a ldr r3, [pc, #232] @ (8004c88 ) + 8004ba0: 681b ldr r3, [r3, #0] + 8004ba2: f403 7380 and.w r3, r3, #256 @ 0x100 + 8004ba6: 2b00 cmp r3, #0 + 8004ba8: d0f0 beq.n 8004b8c } } } /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL); - 8004b06: 4b36 ldr r3, [pc, #216] @ (8004be0 ) - 8004b08: 6a1b ldr r3, [r3, #32] - 8004b0a: f403 7340 and.w r3, r3, #768 @ 0x300 - 8004b0e: 60fb str r3, [r7, #12] + 8004baa: 4b36 ldr r3, [pc, #216] @ (8004c84 ) + 8004bac: 6a1b ldr r3, [r3, #32] + 8004bae: f403 7340 and.w r3, r3, #768 @ 0x300 + 8004bb2: 60fb str r3, [r7, #12] if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))) - 8004b10: 68fb ldr r3, [r7, #12] - 8004b12: 2b00 cmp r3, #0 - 8004b14: d02e beq.n 8004b74 - 8004b16: 687b ldr r3, [r7, #4] - 8004b18: 685b ldr r3, [r3, #4] - 8004b1a: f403 7340 and.w r3, r3, #768 @ 0x300 - 8004b1e: 68fa ldr r2, [r7, #12] - 8004b20: 429a cmp r2, r3 - 8004b22: d027 beq.n 8004b74 + 8004bb4: 68fb ldr r3, [r7, #12] + 8004bb6: 2b00 cmp r3, #0 + 8004bb8: d02e beq.n 8004c18 + 8004bba: 687b ldr r3, [r7, #4] + 8004bbc: 685b ldr r3, [r3, #4] + 8004bbe: f403 7340 and.w r3, r3, #768 @ 0x300 + 8004bc2: 68fa ldr r2, [r7, #12] + 8004bc4: 429a cmp r2, r3 + 8004bc6: d027 beq.n 8004c18 { /* Store the content of BDCR register before the reset of Backup Domain */ temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL)); - 8004b24: 4b2e ldr r3, [pc, #184] @ (8004be0 ) - 8004b26: 6a1b ldr r3, [r3, #32] - 8004b28: f423 7340 bic.w r3, r3, #768 @ 0x300 - 8004b2c: 60fb str r3, [r7, #12] + 8004bc8: 4b2e ldr r3, [pc, #184] @ (8004c84 ) + 8004bca: 6a1b ldr r3, [r3, #32] + 8004bcc: f423 7340 bic.w r3, r3, #768 @ 0x300 + 8004bd0: 60fb str r3, [r7, #12] /* RTC Clock selection can be changed only if the Backup Domain is reset */ __HAL_RCC_BACKUPRESET_FORCE(); - 8004b2e: 4b2e ldr r3, [pc, #184] @ (8004be8 ) - 8004b30: 2201 movs r2, #1 - 8004b32: 601a str r2, [r3, #0] + 8004bd2: 4b2e ldr r3, [pc, #184] @ (8004c8c ) + 8004bd4: 2201 movs r2, #1 + 8004bd6: 601a str r2, [r3, #0] __HAL_RCC_BACKUPRESET_RELEASE(); - 8004b34: 4b2c ldr r3, [pc, #176] @ (8004be8 ) - 8004b36: 2200 movs r2, #0 - 8004b38: 601a str r2, [r3, #0] + 8004bd8: 4b2c ldr r3, [pc, #176] @ (8004c8c ) + 8004bda: 2200 movs r2, #0 + 8004bdc: 601a str r2, [r3, #0] /* Restore the Content of BDCR register */ RCC->BDCR = temp_reg; - 8004b3a: 4a29 ldr r2, [pc, #164] @ (8004be0 ) - 8004b3c: 68fb ldr r3, [r7, #12] - 8004b3e: 6213 str r3, [r2, #32] + 8004bde: 4a29 ldr r2, [pc, #164] @ (8004c84 ) + 8004be0: 68fb ldr r3, [r7, #12] + 8004be2: 6213 str r3, [r2, #32] /* Wait for LSERDY if LSE was enabled */ if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON)) - 8004b40: 68fb ldr r3, [r7, #12] - 8004b42: f003 0301 and.w r3, r3, #1 - 8004b46: 2b00 cmp r3, #0 - 8004b48: d014 beq.n 8004b74 + 8004be4: 68fb ldr r3, [r7, #12] + 8004be6: f003 0301 and.w r3, r3, #1 + 8004bea: 2b00 cmp r3, #0 + 8004bec: d014 beq.n 8004c18 { /* Get Start Tick */ tickstart = HAL_GetTick(); - 8004b4a: f7fd fdab bl 80026a4 - 8004b4e: 6138 str r0, [r7, #16] + 8004bee: f7fd fdab bl 8002748 + 8004bf2: 6138 str r0, [r7, #16] /* Wait till LSE is ready */ while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) - 8004b50: e00a b.n 8004b68 + 8004bf4: e00a b.n 8004c0c { if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) - 8004b52: f7fd fda7 bl 80026a4 - 8004b56: 4602 mov r2, r0 - 8004b58: 693b ldr r3, [r7, #16] - 8004b5a: 1ad3 subs r3, r2, r3 - 8004b5c: f241 3288 movw r2, #5000 @ 0x1388 - 8004b60: 4293 cmp r3, r2 - 8004b62: d901 bls.n 8004b68 + 8004bf6: f7fd fda7 bl 8002748 + 8004bfa: 4602 mov r2, r0 + 8004bfc: 693b ldr r3, [r7, #16] + 8004bfe: 1ad3 subs r3, r2, r3 + 8004c00: f241 3288 movw r2, #5000 @ 0x1388 + 8004c04: 4293 cmp r3, r2 + 8004c06: d901 bls.n 8004c0c { return HAL_TIMEOUT; - 8004b64: 2303 movs r3, #3 - 8004b66: e036 b.n 8004bd6 + 8004c08: 2303 movs r3, #3 + 8004c0a: e036 b.n 8004c7a while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) - 8004b68: 4b1d ldr r3, [pc, #116] @ (8004be0 ) - 8004b6a: 6a1b ldr r3, [r3, #32] - 8004b6c: f003 0302 and.w r3, r3, #2 - 8004b70: 2b00 cmp r3, #0 - 8004b72: d0ee beq.n 8004b52 + 8004c0c: 4b1d ldr r3, [pc, #116] @ (8004c84 ) + 8004c0e: 6a1b ldr r3, [r3, #32] + 8004c10: f003 0302 and.w r3, r3, #2 + 8004c14: 2b00 cmp r3, #0 + 8004c16: d0ee beq.n 8004bf6 } } } } __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); - 8004b74: 4b1a ldr r3, [pc, #104] @ (8004be0 ) - 8004b76: 6a1b ldr r3, [r3, #32] - 8004b78: f423 7240 bic.w r2, r3, #768 @ 0x300 - 8004b7c: 687b ldr r3, [r7, #4] - 8004b7e: 685b ldr r3, [r3, #4] - 8004b80: 4917 ldr r1, [pc, #92] @ (8004be0 ) - 8004b82: 4313 orrs r3, r2 - 8004b84: 620b str r3, [r1, #32] + 8004c18: 4b1a ldr r3, [pc, #104] @ (8004c84 ) + 8004c1a: 6a1b ldr r3, [r3, #32] + 8004c1c: f423 7240 bic.w r2, r3, #768 @ 0x300 + 8004c20: 687b ldr r3, [r7, #4] + 8004c22: 685b ldr r3, [r3, #4] + 8004c24: 4917 ldr r1, [pc, #92] @ (8004c84 ) + 8004c26: 4313 orrs r3, r2 + 8004c28: 620b str r3, [r1, #32] /* Require to disable power clock if necessary */ if (pwrclkchanged == SET) - 8004b86: 7dfb ldrb r3, [r7, #23] - 8004b88: 2b01 cmp r3, #1 - 8004b8a: d105 bne.n 8004b98 + 8004c2a: 7dfb ldrb r3, [r7, #23] + 8004c2c: 2b01 cmp r3, #1 + 8004c2e: d105 bne.n 8004c3c { __HAL_RCC_PWR_CLK_DISABLE(); - 8004b8c: 4b14 ldr r3, [pc, #80] @ (8004be0 ) - 8004b8e: 69db ldr r3, [r3, #28] - 8004b90: 4a13 ldr r2, [pc, #76] @ (8004be0 ) - 8004b92: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000 - 8004b96: 61d3 str r3, [r2, #28] + 8004c30: 4b14 ldr r3, [pc, #80] @ (8004c84 ) + 8004c32: 69db ldr r3, [r3, #28] + 8004c34: 4a13 ldr r2, [pc, #76] @ (8004c84 ) + 8004c36: f023 5380 bic.w r3, r3, #268435456 @ 0x10000000 + 8004c3a: 61d3 str r3, [r2, #28] } } /*------------------------------ ADC clock Configuration ------------------*/ if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) - 8004b98: 687b ldr r3, [r7, #4] - 8004b9a: 681b ldr r3, [r3, #0] - 8004b9c: f003 0302 and.w r3, r3, #2 - 8004ba0: 2b00 cmp r3, #0 - 8004ba2: d008 beq.n 8004bb6 + 8004c3c: 687b ldr r3, [r7, #4] + 8004c3e: 681b ldr r3, [r3, #0] + 8004c40: f003 0302 and.w r3, r3, #2 + 8004c44: 2b00 cmp r3, #0 + 8004c46: d008 beq.n 8004c5a { /* Check the parameters */ assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection)); /* Configure the ADC clock source */ __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection); - 8004ba4: 4b0e ldr r3, [pc, #56] @ (8004be0 ) - 8004ba6: 685b ldr r3, [r3, #4] - 8004ba8: f423 4240 bic.w r2, r3, #49152 @ 0xc000 - 8004bac: 687b ldr r3, [r7, #4] - 8004bae: 689b ldr r3, [r3, #8] - 8004bb0: 490b ldr r1, [pc, #44] @ (8004be0 ) - 8004bb2: 4313 orrs r3, r2 - 8004bb4: 604b str r3, [r1, #4] + 8004c48: 4b0e ldr r3, [pc, #56] @ (8004c84 ) + 8004c4a: 685b ldr r3, [r3, #4] + 8004c4c: f423 4240 bic.w r2, r3, #49152 @ 0xc000 + 8004c50: 687b ldr r3, [r7, #4] + 8004c52: 689b ldr r3, [r3, #8] + 8004c54: 490b ldr r1, [pc, #44] @ (8004c84 ) + 8004c56: 4313 orrs r3, r2 + 8004c58: 604b str r3, [r1, #4] #if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\ || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\ || defined(STM32F105xC) || defined(STM32F107xC) /*------------------------------ USB clock Configuration ------------------*/ if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) - 8004bb6: 687b ldr r3, [r7, #4] - 8004bb8: 681b ldr r3, [r3, #0] - 8004bba: f003 0310 and.w r3, r3, #16 - 8004bbe: 2b00 cmp r3, #0 - 8004bc0: d008 beq.n 8004bd4 + 8004c5a: 687b ldr r3, [r7, #4] + 8004c5c: 681b ldr r3, [r3, #0] + 8004c5e: f003 0310 and.w r3, r3, #16 + 8004c62: 2b00 cmp r3, #0 + 8004c64: d008 beq.n 8004c78 { /* Check the parameters */ assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection)); /* Configure the USB clock source */ __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection); - 8004bc2: 4b07 ldr r3, [pc, #28] @ (8004be0 ) - 8004bc4: 685b ldr r3, [r3, #4] - 8004bc6: f423 0280 bic.w r2, r3, #4194304 @ 0x400000 - 8004bca: 687b ldr r3, [r7, #4] - 8004bcc: 68db ldr r3, [r3, #12] - 8004bce: 4904 ldr r1, [pc, #16] @ (8004be0 ) - 8004bd0: 4313 orrs r3, r2 - 8004bd2: 604b str r3, [r1, #4] + 8004c66: 4b07 ldr r3, [pc, #28] @ (8004c84 ) + 8004c68: 685b ldr r3, [r3, #4] + 8004c6a: f423 0280 bic.w r2, r3, #4194304 @ 0x400000 + 8004c6e: 687b ldr r3, [r7, #4] + 8004c70: 68db ldr r3, [r3, #12] + 8004c72: 4904 ldr r1, [pc, #16] @ (8004c84 ) + 8004c74: 4313 orrs r3, r2 + 8004c76: 604b str r3, [r1, #4] } #endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */ return HAL_OK; - 8004bd4: 2300 movs r3, #0 + 8004c78: 2300 movs r3, #0 } - 8004bd6: 4618 mov r0, r3 - 8004bd8: 3718 adds r7, #24 - 8004bda: 46bd mov sp, r7 - 8004bdc: bd80 pop {r7, pc} - 8004bde: bf00 nop - 8004be0: 40021000 .word 0x40021000 - 8004be4: 40007000 .word 0x40007000 - 8004be8: 42420440 .word 0x42420440 + 8004c7a: 4618 mov r0, r3 + 8004c7c: 3718 adds r7, #24 + 8004c7e: 46bd mov sp, r7 + 8004c80: bd80 pop {r7, pc} + 8004c82: bf00 nop + 8004c84: 40021000 .word 0x40021000 + 8004c88: 40007000 .word 0x40007000 + 8004c8c: 42420440 .word 0x42420440 -08004bec : +08004c90 : * Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init() * @param htim TIM Base handle * @retval HAL status */ HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) { - 8004bec: b580 push {r7, lr} - 8004bee: b082 sub sp, #8 - 8004bf0: af00 add r7, sp, #0 - 8004bf2: 6078 str r0, [r7, #4] + 8004c90: b580 push {r7, lr} + 8004c92: b082 sub sp, #8 + 8004c94: af00 add r7, sp, #0 + 8004c96: 6078 str r0, [r7, #4] /* Check the TIM handle allocation */ if (htim == NULL) - 8004bf4: 687b ldr r3, [r7, #4] - 8004bf6: 2b00 cmp r3, #0 - 8004bf8: d101 bne.n 8004bfe + 8004c98: 687b ldr r3, [r7, #4] + 8004c9a: 2b00 cmp r3, #0 + 8004c9c: d101 bne.n 8004ca2 { return HAL_ERROR; - 8004bfa: 2301 movs r3, #1 - 8004bfc: e041 b.n 8004c82 + 8004c9e: 2301 movs r3, #1 + 8004ca0: e041 b.n 8004d26 assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); assert_param(IS_TIM_PERIOD(htim->Init.Period)); assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); if (htim->State == HAL_TIM_STATE_RESET) - 8004bfe: 687b ldr r3, [r7, #4] - 8004c00: f893 303d ldrb.w r3, [r3, #61] @ 0x3d - 8004c04: b2db uxtb r3, r3 - 8004c06: 2b00 cmp r3, #0 - 8004c08: d106 bne.n 8004c18 + 8004ca2: 687b ldr r3, [r7, #4] + 8004ca4: f893 303d ldrb.w r3, [r3, #61] @ 0x3d + 8004ca8: b2db uxtb r3, r3 + 8004caa: 2b00 cmp r3, #0 + 8004cac: d106 bne.n 8004cbc { /* Allocate lock resource and initialize it */ htim->Lock = HAL_UNLOCKED; - 8004c0a: 687b ldr r3, [r7, #4] - 8004c0c: 2200 movs r2, #0 - 8004c0e: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8004cae: 687b ldr r3, [r7, #4] + 8004cb0: 2200 movs r2, #0 + 8004cb2: f883 203c strb.w r2, [r3, #60] @ 0x3c } /* Init the low level hardware : GPIO, CLOCK, NVIC */ htim->Base_MspInitCallback(htim); #else /* Init the low level hardware : GPIO, CLOCK, NVIC */ HAL_TIM_Base_MspInit(htim); - 8004c12: 6878 ldr r0, [r7, #4] - 8004c14: f7fd fc24 bl 8002460 + 8004cb6: 6878 ldr r0, [r7, #4] + 8004cb8: f7fd fc24 bl 8002504 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } /* Set the TIM state */ htim->State = HAL_TIM_STATE_BUSY; - 8004c18: 687b ldr r3, [r7, #4] - 8004c1a: 2202 movs r2, #2 - 8004c1c: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004cbc: 687b ldr r3, [r7, #4] + 8004cbe: 2202 movs r2, #2 + 8004cc0: f883 203d strb.w r2, [r3, #61] @ 0x3d /* Set the Time Base configuration */ TIM_Base_SetConfig(htim->Instance, &htim->Init); - 8004c20: 687b ldr r3, [r7, #4] - 8004c22: 681a ldr r2, [r3, #0] - 8004c24: 687b ldr r3, [r7, #4] - 8004c26: 3304 adds r3, #4 - 8004c28: 4619 mov r1, r3 - 8004c2a: 4610 mov r0, r2 - 8004c2c: f000 fa5c bl 80050e8 + 8004cc4: 687b ldr r3, [r7, #4] + 8004cc6: 681a ldr r2, [r3, #0] + 8004cc8: 687b ldr r3, [r7, #4] + 8004cca: 3304 adds r3, #4 + 8004ccc: 4619 mov r1, r3 + 8004cce: 4610 mov r0, r2 + 8004cd0: f000 fa5c bl 800518c /* Initialize the DMA burst operation state */ htim->DMABurstState = HAL_DMA_BURST_STATE_READY; - 8004c30: 687b ldr r3, [r7, #4] - 8004c32: 2201 movs r2, #1 - 8004c34: f883 2046 strb.w r2, [r3, #70] @ 0x46 + 8004cd4: 687b ldr r3, [r7, #4] + 8004cd6: 2201 movs r2, #1 + 8004cd8: f883 2046 strb.w r2, [r3, #70] @ 0x46 /* Initialize the TIM channels state */ TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); - 8004c38: 687b ldr r3, [r7, #4] - 8004c3a: 2201 movs r2, #1 - 8004c3c: f883 203e strb.w r2, [r3, #62] @ 0x3e - 8004c40: 687b ldr r3, [r7, #4] - 8004c42: 2201 movs r2, #1 - 8004c44: f883 203f strb.w r2, [r3, #63] @ 0x3f - 8004c48: 687b ldr r3, [r7, #4] - 8004c4a: 2201 movs r2, #1 - 8004c4c: f883 2040 strb.w r2, [r3, #64] @ 0x40 - 8004c50: 687b ldr r3, [r7, #4] - 8004c52: 2201 movs r2, #1 - 8004c54: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 8004cdc: 687b ldr r3, [r7, #4] + 8004cde: 2201 movs r2, #1 + 8004ce0: f883 203e strb.w r2, [r3, #62] @ 0x3e + 8004ce4: 687b ldr r3, [r7, #4] + 8004ce6: 2201 movs r2, #1 + 8004ce8: f883 203f strb.w r2, [r3, #63] @ 0x3f + 8004cec: 687b ldr r3, [r7, #4] + 8004cee: 2201 movs r2, #1 + 8004cf0: f883 2040 strb.w r2, [r3, #64] @ 0x40 + 8004cf4: 687b ldr r3, [r7, #4] + 8004cf6: 2201 movs r2, #1 + 8004cf8: f883 2041 strb.w r2, [r3, #65] @ 0x41 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); - 8004c58: 687b ldr r3, [r7, #4] - 8004c5a: 2201 movs r2, #1 - 8004c5c: f883 2042 strb.w r2, [r3, #66] @ 0x42 - 8004c60: 687b ldr r3, [r7, #4] - 8004c62: 2201 movs r2, #1 - 8004c64: f883 2043 strb.w r2, [r3, #67] @ 0x43 - 8004c68: 687b ldr r3, [r7, #4] - 8004c6a: 2201 movs r2, #1 - 8004c6c: f883 2044 strb.w r2, [r3, #68] @ 0x44 - 8004c70: 687b ldr r3, [r7, #4] - 8004c72: 2201 movs r2, #1 - 8004c74: f883 2045 strb.w r2, [r3, #69] @ 0x45 + 8004cfc: 687b ldr r3, [r7, #4] + 8004cfe: 2201 movs r2, #1 + 8004d00: f883 2042 strb.w r2, [r3, #66] @ 0x42 + 8004d04: 687b ldr r3, [r7, #4] + 8004d06: 2201 movs r2, #1 + 8004d08: f883 2043 strb.w r2, [r3, #67] @ 0x43 + 8004d0c: 687b ldr r3, [r7, #4] + 8004d0e: 2201 movs r2, #1 + 8004d10: f883 2044 strb.w r2, [r3, #68] @ 0x44 + 8004d14: 687b ldr r3, [r7, #4] + 8004d16: 2201 movs r2, #1 + 8004d18: f883 2045 strb.w r2, [r3, #69] @ 0x45 /* Initialize the TIM state*/ htim->State = HAL_TIM_STATE_READY; - 8004c78: 687b ldr r3, [r7, #4] - 8004c7a: 2201 movs r2, #1 - 8004c7c: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004d1c: 687b ldr r3, [r7, #4] + 8004d1e: 2201 movs r2, #1 + 8004d20: f883 203d strb.w r2, [r3, #61] @ 0x3d return HAL_OK; - 8004c80: 2300 movs r3, #0 + 8004d24: 2300 movs r3, #0 } - 8004c82: 4618 mov r0, r3 - 8004c84: 3708 adds r7, #8 - 8004c86: 46bd mov sp, r7 - 8004c88: bd80 pop {r7, pc} + 8004d26: 4618 mov r0, r3 + 8004d28: 3708 adds r7, #8 + 8004d2a: 46bd mov sp, r7 + 8004d2c: bd80 pop {r7, pc} ... -08004c8c : +08004d30 : * @brief Starts the TIM Base generation in interrupt mode. * @param htim TIM Base handle * @retval HAL status */ HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) { - 8004c8c: b480 push {r7} - 8004c8e: b085 sub sp, #20 - 8004c90: af00 add r7, sp, #0 - 8004c92: 6078 str r0, [r7, #4] + 8004d30: b480 push {r7} + 8004d32: b085 sub sp, #20 + 8004d34: af00 add r7, sp, #0 + 8004d36: 6078 str r0, [r7, #4] /* Check the parameters */ assert_param(IS_TIM_INSTANCE(htim->Instance)); /* Check the TIM state */ if (htim->State != HAL_TIM_STATE_READY) - 8004c94: 687b ldr r3, [r7, #4] - 8004c96: f893 303d ldrb.w r3, [r3, #61] @ 0x3d - 8004c9a: b2db uxtb r3, r3 - 8004c9c: 2b01 cmp r3, #1 - 8004c9e: d001 beq.n 8004ca4 + 8004d38: 687b ldr r3, [r7, #4] + 8004d3a: f893 303d ldrb.w r3, [r3, #61] @ 0x3d + 8004d3e: b2db uxtb r3, r3 + 8004d40: 2b01 cmp r3, #1 + 8004d42: d001 beq.n 8004d48 { return HAL_ERROR; - 8004ca0: 2301 movs r3, #1 - 8004ca2: e03a b.n 8004d1a + 8004d44: 2301 movs r3, #1 + 8004d46: e03a b.n 8004dbe } /* Set the TIM state */ htim->State = HAL_TIM_STATE_BUSY; - 8004ca4: 687b ldr r3, [r7, #4] - 8004ca6: 2202 movs r2, #2 - 8004ca8: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004d48: 687b ldr r3, [r7, #4] + 8004d4a: 2202 movs r2, #2 + 8004d4c: f883 203d strb.w r2, [r3, #61] @ 0x3d /* Enable the TIM Update interrupt */ __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE); - 8004cac: 687b ldr r3, [r7, #4] - 8004cae: 681b ldr r3, [r3, #0] - 8004cb0: 68da ldr r2, [r3, #12] - 8004cb2: 687b ldr r3, [r7, #4] - 8004cb4: 681b ldr r3, [r3, #0] - 8004cb6: f042 0201 orr.w r2, r2, #1 - 8004cba: 60da str r2, [r3, #12] + 8004d50: 687b ldr r3, [r7, #4] + 8004d52: 681b ldr r3, [r3, #0] + 8004d54: 68da ldr r2, [r3, #12] + 8004d56: 687b ldr r3, [r7, #4] + 8004d58: 681b ldr r3, [r3, #0] + 8004d5a: f042 0201 orr.w r2, r2, #1 + 8004d5e: 60da str r2, [r3, #12] /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) - 8004cbc: 687b ldr r3, [r7, #4] - 8004cbe: 681b ldr r3, [r3, #0] - 8004cc0: 4a18 ldr r2, [pc, #96] @ (8004d24 ) - 8004cc2: 4293 cmp r3, r2 - 8004cc4: d00e beq.n 8004ce4 - 8004cc6: 687b ldr r3, [r7, #4] - 8004cc8: 681b ldr r3, [r3, #0] - 8004cca: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 - 8004cce: d009 beq.n 8004ce4 - 8004cd0: 687b ldr r3, [r7, #4] - 8004cd2: 681b ldr r3, [r3, #0] - 8004cd4: 4a14 ldr r2, [pc, #80] @ (8004d28 ) - 8004cd6: 4293 cmp r3, r2 - 8004cd8: d004 beq.n 8004ce4 - 8004cda: 687b ldr r3, [r7, #4] - 8004cdc: 681b ldr r3, [r3, #0] - 8004cde: 4a13 ldr r2, [pc, #76] @ (8004d2c ) - 8004ce0: 4293 cmp r3, r2 - 8004ce2: d111 bne.n 8004d08 + 8004d60: 687b ldr r3, [r7, #4] + 8004d62: 681b ldr r3, [r3, #0] + 8004d64: 4a18 ldr r2, [pc, #96] @ (8004dc8 ) + 8004d66: 4293 cmp r3, r2 + 8004d68: d00e beq.n 8004d88 + 8004d6a: 687b ldr r3, [r7, #4] + 8004d6c: 681b ldr r3, [r3, #0] + 8004d6e: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 + 8004d72: d009 beq.n 8004d88 + 8004d74: 687b ldr r3, [r7, #4] + 8004d76: 681b ldr r3, [r3, #0] + 8004d78: 4a14 ldr r2, [pc, #80] @ (8004dcc ) + 8004d7a: 4293 cmp r3, r2 + 8004d7c: d004 beq.n 8004d88 + 8004d7e: 687b ldr r3, [r7, #4] + 8004d80: 681b ldr r3, [r3, #0] + 8004d82: 4a13 ldr r2, [pc, #76] @ (8004dd0 ) + 8004d84: 4293 cmp r3, r2 + 8004d86: d111 bne.n 8004dac { tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; - 8004ce4: 687b ldr r3, [r7, #4] - 8004ce6: 681b ldr r3, [r3, #0] - 8004ce8: 689b ldr r3, [r3, #8] - 8004cea: f003 0307 and.w r3, r3, #7 - 8004cee: 60fb str r3, [r7, #12] + 8004d88: 687b ldr r3, [r7, #4] + 8004d8a: 681b ldr r3, [r3, #0] + 8004d8c: 689b ldr r3, [r3, #8] + 8004d8e: f003 0307 and.w r3, r3, #7 + 8004d92: 60fb str r3, [r7, #12] if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) - 8004cf0: 68fb ldr r3, [r7, #12] - 8004cf2: 2b06 cmp r3, #6 - 8004cf4: d010 beq.n 8004d18 + 8004d94: 68fb ldr r3, [r7, #12] + 8004d96: 2b06 cmp r3, #6 + 8004d98: d010 beq.n 8004dbc { __HAL_TIM_ENABLE(htim); - 8004cf6: 687b ldr r3, [r7, #4] - 8004cf8: 681b ldr r3, [r3, #0] - 8004cfa: 681a ldr r2, [r3, #0] - 8004cfc: 687b ldr r3, [r7, #4] - 8004cfe: 681b ldr r3, [r3, #0] - 8004d00: f042 0201 orr.w r2, r2, #1 - 8004d04: 601a str r2, [r3, #0] + 8004d9a: 687b ldr r3, [r7, #4] + 8004d9c: 681b ldr r3, [r3, #0] + 8004d9e: 681a ldr r2, [r3, #0] + 8004da0: 687b ldr r3, [r7, #4] + 8004da2: 681b ldr r3, [r3, #0] + 8004da4: f042 0201 orr.w r2, r2, #1 + 8004da8: 601a str r2, [r3, #0] if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) - 8004d06: e007 b.n 8004d18 + 8004daa: e007 b.n 8004dbc } } else { __HAL_TIM_ENABLE(htim); - 8004d08: 687b ldr r3, [r7, #4] - 8004d0a: 681b ldr r3, [r3, #0] - 8004d0c: 681a ldr r2, [r3, #0] - 8004d0e: 687b ldr r3, [r7, #4] - 8004d10: 681b ldr r3, [r3, #0] - 8004d12: f042 0201 orr.w r2, r2, #1 - 8004d16: 601a str r2, [r3, #0] + 8004dac: 687b ldr r3, [r7, #4] + 8004dae: 681b ldr r3, [r3, #0] + 8004db0: 681a ldr r2, [r3, #0] + 8004db2: 687b ldr r3, [r7, #4] + 8004db4: 681b ldr r3, [r3, #0] + 8004db6: f042 0201 orr.w r2, r2, #1 + 8004dba: 601a str r2, [r3, #0] } /* Return function status */ return HAL_OK; - 8004d18: 2300 movs r3, #0 + 8004dbc: 2300 movs r3, #0 } - 8004d1a: 4618 mov r0, r3 - 8004d1c: 3714 adds r7, #20 - 8004d1e: 46bd mov sp, r7 - 8004d20: bc80 pop {r7} - 8004d22: 4770 bx lr - 8004d24: 40012c00 .word 0x40012c00 - 8004d28: 40000400 .word 0x40000400 - 8004d2c: 40000800 .word 0x40000800 + 8004dbe: 4618 mov r0, r3 + 8004dc0: 3714 adds r7, #20 + 8004dc2: 46bd mov sp, r7 + 8004dc4: bc80 pop {r7} + 8004dc6: 4770 bx lr + 8004dc8: 40012c00 .word 0x40012c00 + 8004dcc: 40000400 .word 0x40000400 + 8004dd0: 40000800 .word 0x40000800 -08004d30 : +08004dd4 : * @brief This function handles TIM interrupts requests. * @param htim TIM handle * @retval None */ void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) { - 8004d30: b580 push {r7, lr} - 8004d32: b084 sub sp, #16 - 8004d34: af00 add r7, sp, #0 - 8004d36: 6078 str r0, [r7, #4] + 8004dd4: b580 push {r7, lr} + 8004dd6: b084 sub sp, #16 + 8004dd8: af00 add r7, sp, #0 + 8004dda: 6078 str r0, [r7, #4] uint32_t itsource = htim->Instance->DIER; - 8004d38: 687b ldr r3, [r7, #4] - 8004d3a: 681b ldr r3, [r3, #0] - 8004d3c: 68db ldr r3, [r3, #12] - 8004d3e: 60fb str r3, [r7, #12] + 8004ddc: 687b ldr r3, [r7, #4] + 8004dde: 681b ldr r3, [r3, #0] + 8004de0: 68db ldr r3, [r3, #12] + 8004de2: 60fb str r3, [r7, #12] uint32_t itflag = htim->Instance->SR; - 8004d40: 687b ldr r3, [r7, #4] - 8004d42: 681b ldr r3, [r3, #0] - 8004d44: 691b ldr r3, [r3, #16] - 8004d46: 60bb str r3, [r7, #8] + 8004de4: 687b ldr r3, [r7, #4] + 8004de6: 681b ldr r3, [r3, #0] + 8004de8: 691b ldr r3, [r3, #16] + 8004dea: 60bb str r3, [r7, #8] /* Capture compare 1 event */ if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1)) - 8004d48: 68bb ldr r3, [r7, #8] - 8004d4a: f003 0302 and.w r3, r3, #2 - 8004d4e: 2b00 cmp r3, #0 - 8004d50: d020 beq.n 8004d94 + 8004dec: 68bb ldr r3, [r7, #8] + 8004dee: f003 0302 and.w r3, r3, #2 + 8004df2: 2b00 cmp r3, #0 + 8004df4: d020 beq.n 8004e38 { if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1)) - 8004d52: 68fb ldr r3, [r7, #12] - 8004d54: f003 0302 and.w r3, r3, #2 - 8004d58: 2b00 cmp r3, #0 - 8004d5a: d01b beq.n 8004d94 + 8004df6: 68fb ldr r3, [r7, #12] + 8004df8: f003 0302 and.w r3, r3, #2 + 8004dfc: 2b00 cmp r3, #0 + 8004dfe: d01b beq.n 8004e38 { { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1); - 8004d5c: 687b ldr r3, [r7, #4] - 8004d5e: 681b ldr r3, [r3, #0] - 8004d60: f06f 0202 mvn.w r2, #2 - 8004d64: 611a str r2, [r3, #16] + 8004e00: 687b ldr r3, [r7, #4] + 8004e02: 681b ldr r3, [r3, #0] + 8004e04: f06f 0202 mvn.w r2, #2 + 8004e08: 611a str r2, [r3, #16] htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; - 8004d66: 687b ldr r3, [r7, #4] - 8004d68: 2201 movs r2, #1 - 8004d6a: 771a strb r2, [r3, #28] + 8004e0a: 687b ldr r3, [r7, #4] + 8004e0c: 2201 movs r2, #1 + 8004e0e: 771a strb r2, [r3, #28] /* Input capture event */ if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) - 8004d6c: 687b ldr r3, [r7, #4] - 8004d6e: 681b ldr r3, [r3, #0] - 8004d70: 699b ldr r3, [r3, #24] - 8004d72: f003 0303 and.w r3, r3, #3 - 8004d76: 2b00 cmp r3, #0 - 8004d78: d003 beq.n 8004d82 + 8004e10: 687b ldr r3, [r7, #4] + 8004e12: 681b ldr r3, [r3, #0] + 8004e14: 699b ldr r3, [r3, #24] + 8004e16: f003 0303 and.w r3, r3, #3 + 8004e1a: 2b00 cmp r3, #0 + 8004e1c: d003 beq.n 8004e26 { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->IC_CaptureCallback(htim); #else HAL_TIM_IC_CaptureCallback(htim); - 8004d7a: 6878 ldr r0, [r7, #4] - 8004d7c: f000 f998 bl 80050b0 - 8004d80: e005 b.n 8004d8e + 8004e1e: 6878 ldr r0, [r7, #4] + 8004e20: f000 f998 bl 8005154 + 8004e24: e005 b.n 8004e32 { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->OC_DelayElapsedCallback(htim); htim->PWM_PulseFinishedCallback(htim); #else HAL_TIM_OC_DelayElapsedCallback(htim); - 8004d82: 6878 ldr r0, [r7, #4] - 8004d84: f000 f98b bl 800509e + 8004e26: 6878 ldr r0, [r7, #4] + 8004e28: f000 f98b bl 8005142 HAL_TIM_PWM_PulseFinishedCallback(htim); - 8004d88: 6878 ldr r0, [r7, #4] - 8004d8a: f000 f99a bl 80050c2 + 8004e2c: 6878 ldr r0, [r7, #4] + 8004e2e: f000 f99a bl 8005166 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; - 8004d8e: 687b ldr r3, [r7, #4] - 8004d90: 2200 movs r2, #0 - 8004d92: 771a strb r2, [r3, #28] + 8004e32: 687b ldr r3, [r7, #4] + 8004e34: 2200 movs r2, #0 + 8004e36: 771a strb r2, [r3, #28] } } } /* Capture compare 2 event */ if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2)) - 8004d94: 68bb ldr r3, [r7, #8] - 8004d96: f003 0304 and.w r3, r3, #4 - 8004d9a: 2b00 cmp r3, #0 - 8004d9c: d020 beq.n 8004de0 + 8004e38: 68bb ldr r3, [r7, #8] + 8004e3a: f003 0304 and.w r3, r3, #4 + 8004e3e: 2b00 cmp r3, #0 + 8004e40: d020 beq.n 8004e84 { if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2)) - 8004d9e: 68fb ldr r3, [r7, #12] - 8004da0: f003 0304 and.w r3, r3, #4 - 8004da4: 2b00 cmp r3, #0 - 8004da6: d01b beq.n 8004de0 + 8004e42: 68fb ldr r3, [r7, #12] + 8004e44: f003 0304 and.w r3, r3, #4 + 8004e48: 2b00 cmp r3, #0 + 8004e4a: d01b beq.n 8004e84 { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2); - 8004da8: 687b ldr r3, [r7, #4] - 8004daa: 681b ldr r3, [r3, #0] - 8004dac: f06f 0204 mvn.w r2, #4 - 8004db0: 611a str r2, [r3, #16] + 8004e4c: 687b ldr r3, [r7, #4] + 8004e4e: 681b ldr r3, [r3, #0] + 8004e50: f06f 0204 mvn.w r2, #4 + 8004e54: 611a str r2, [r3, #16] htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; - 8004db2: 687b ldr r3, [r7, #4] - 8004db4: 2202 movs r2, #2 - 8004db6: 771a strb r2, [r3, #28] + 8004e56: 687b ldr r3, [r7, #4] + 8004e58: 2202 movs r2, #2 + 8004e5a: 771a strb r2, [r3, #28] /* Input capture event */ if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) - 8004db8: 687b ldr r3, [r7, #4] - 8004dba: 681b ldr r3, [r3, #0] - 8004dbc: 699b ldr r3, [r3, #24] - 8004dbe: f403 7340 and.w r3, r3, #768 @ 0x300 - 8004dc2: 2b00 cmp r3, #0 - 8004dc4: d003 beq.n 8004dce + 8004e5c: 687b ldr r3, [r7, #4] + 8004e5e: 681b ldr r3, [r3, #0] + 8004e60: 699b ldr r3, [r3, #24] + 8004e62: f403 7340 and.w r3, r3, #768 @ 0x300 + 8004e66: 2b00 cmp r3, #0 + 8004e68: d003 beq.n 8004e72 { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->IC_CaptureCallback(htim); #else HAL_TIM_IC_CaptureCallback(htim); - 8004dc6: 6878 ldr r0, [r7, #4] - 8004dc8: f000 f972 bl 80050b0 - 8004dcc: e005 b.n 8004dda + 8004e6a: 6878 ldr r0, [r7, #4] + 8004e6c: f000 f972 bl 8005154 + 8004e70: e005 b.n 8004e7e { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->OC_DelayElapsedCallback(htim); htim->PWM_PulseFinishedCallback(htim); #else HAL_TIM_OC_DelayElapsedCallback(htim); - 8004dce: 6878 ldr r0, [r7, #4] - 8004dd0: f000 f965 bl 800509e + 8004e72: 6878 ldr r0, [r7, #4] + 8004e74: f000 f965 bl 8005142 HAL_TIM_PWM_PulseFinishedCallback(htim); - 8004dd4: 6878 ldr r0, [r7, #4] - 8004dd6: f000 f974 bl 80050c2 + 8004e78: 6878 ldr r0, [r7, #4] + 8004e7a: f000 f974 bl 8005166 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; - 8004dda: 687b ldr r3, [r7, #4] - 8004ddc: 2200 movs r2, #0 - 8004dde: 771a strb r2, [r3, #28] + 8004e7e: 687b ldr r3, [r7, #4] + 8004e80: 2200 movs r2, #0 + 8004e82: 771a strb r2, [r3, #28] } } /* Capture compare 3 event */ if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3)) - 8004de0: 68bb ldr r3, [r7, #8] - 8004de2: f003 0308 and.w r3, r3, #8 - 8004de6: 2b00 cmp r3, #0 - 8004de8: d020 beq.n 8004e2c + 8004e84: 68bb ldr r3, [r7, #8] + 8004e86: f003 0308 and.w r3, r3, #8 + 8004e8a: 2b00 cmp r3, #0 + 8004e8c: d020 beq.n 8004ed0 { if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3)) - 8004dea: 68fb ldr r3, [r7, #12] - 8004dec: f003 0308 and.w r3, r3, #8 - 8004df0: 2b00 cmp r3, #0 - 8004df2: d01b beq.n 8004e2c + 8004e8e: 68fb ldr r3, [r7, #12] + 8004e90: f003 0308 and.w r3, r3, #8 + 8004e94: 2b00 cmp r3, #0 + 8004e96: d01b beq.n 8004ed0 { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3); - 8004df4: 687b ldr r3, [r7, #4] - 8004df6: 681b ldr r3, [r3, #0] - 8004df8: f06f 0208 mvn.w r2, #8 - 8004dfc: 611a str r2, [r3, #16] + 8004e98: 687b ldr r3, [r7, #4] + 8004e9a: 681b ldr r3, [r3, #0] + 8004e9c: f06f 0208 mvn.w r2, #8 + 8004ea0: 611a str r2, [r3, #16] htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; - 8004dfe: 687b ldr r3, [r7, #4] - 8004e00: 2204 movs r2, #4 - 8004e02: 771a strb r2, [r3, #28] + 8004ea2: 687b ldr r3, [r7, #4] + 8004ea4: 2204 movs r2, #4 + 8004ea6: 771a strb r2, [r3, #28] /* Input capture event */ if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U) - 8004e04: 687b ldr r3, [r7, #4] - 8004e06: 681b ldr r3, [r3, #0] - 8004e08: 69db ldr r3, [r3, #28] - 8004e0a: f003 0303 and.w r3, r3, #3 - 8004e0e: 2b00 cmp r3, #0 - 8004e10: d003 beq.n 8004e1a + 8004ea8: 687b ldr r3, [r7, #4] + 8004eaa: 681b ldr r3, [r3, #0] + 8004eac: 69db ldr r3, [r3, #28] + 8004eae: f003 0303 and.w r3, r3, #3 + 8004eb2: 2b00 cmp r3, #0 + 8004eb4: d003 beq.n 8004ebe { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->IC_CaptureCallback(htim); #else HAL_TIM_IC_CaptureCallback(htim); - 8004e12: 6878 ldr r0, [r7, #4] - 8004e14: f000 f94c bl 80050b0 - 8004e18: e005 b.n 8004e26 + 8004eb6: 6878 ldr r0, [r7, #4] + 8004eb8: f000 f94c bl 8005154 + 8004ebc: e005 b.n 8004eca { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->OC_DelayElapsedCallback(htim); htim->PWM_PulseFinishedCallback(htim); #else HAL_TIM_OC_DelayElapsedCallback(htim); - 8004e1a: 6878 ldr r0, [r7, #4] - 8004e1c: f000 f93f bl 800509e + 8004ebe: 6878 ldr r0, [r7, #4] + 8004ec0: f000 f93f bl 8005142 HAL_TIM_PWM_PulseFinishedCallback(htim); - 8004e20: 6878 ldr r0, [r7, #4] - 8004e22: f000 f94e bl 80050c2 + 8004ec4: 6878 ldr r0, [r7, #4] + 8004ec6: f000 f94e bl 8005166 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; - 8004e26: 687b ldr r3, [r7, #4] - 8004e28: 2200 movs r2, #0 - 8004e2a: 771a strb r2, [r3, #28] + 8004eca: 687b ldr r3, [r7, #4] + 8004ecc: 2200 movs r2, #0 + 8004ece: 771a strb r2, [r3, #28] } } /* Capture compare 4 event */ if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4)) - 8004e2c: 68bb ldr r3, [r7, #8] - 8004e2e: f003 0310 and.w r3, r3, #16 - 8004e32: 2b00 cmp r3, #0 - 8004e34: d020 beq.n 8004e78 + 8004ed0: 68bb ldr r3, [r7, #8] + 8004ed2: f003 0310 and.w r3, r3, #16 + 8004ed6: 2b00 cmp r3, #0 + 8004ed8: d020 beq.n 8004f1c { if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4)) - 8004e36: 68fb ldr r3, [r7, #12] - 8004e38: f003 0310 and.w r3, r3, #16 - 8004e3c: 2b00 cmp r3, #0 - 8004e3e: d01b beq.n 8004e78 + 8004eda: 68fb ldr r3, [r7, #12] + 8004edc: f003 0310 and.w r3, r3, #16 + 8004ee0: 2b00 cmp r3, #0 + 8004ee2: d01b beq.n 8004f1c { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4); - 8004e40: 687b ldr r3, [r7, #4] - 8004e42: 681b ldr r3, [r3, #0] - 8004e44: f06f 0210 mvn.w r2, #16 - 8004e48: 611a str r2, [r3, #16] + 8004ee4: 687b ldr r3, [r7, #4] + 8004ee6: 681b ldr r3, [r3, #0] + 8004ee8: f06f 0210 mvn.w r2, #16 + 8004eec: 611a str r2, [r3, #16] htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; - 8004e4a: 687b ldr r3, [r7, #4] - 8004e4c: 2208 movs r2, #8 - 8004e4e: 771a strb r2, [r3, #28] + 8004eee: 687b ldr r3, [r7, #4] + 8004ef0: 2208 movs r2, #8 + 8004ef2: 771a strb r2, [r3, #28] /* Input capture event */ if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U) - 8004e50: 687b ldr r3, [r7, #4] - 8004e52: 681b ldr r3, [r3, #0] - 8004e54: 69db ldr r3, [r3, #28] - 8004e56: f403 7340 and.w r3, r3, #768 @ 0x300 - 8004e5a: 2b00 cmp r3, #0 - 8004e5c: d003 beq.n 8004e66 + 8004ef4: 687b ldr r3, [r7, #4] + 8004ef6: 681b ldr r3, [r3, #0] + 8004ef8: 69db ldr r3, [r3, #28] + 8004efa: f403 7340 and.w r3, r3, #768 @ 0x300 + 8004efe: 2b00 cmp r3, #0 + 8004f00: d003 beq.n 8004f0a { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->IC_CaptureCallback(htim); #else HAL_TIM_IC_CaptureCallback(htim); - 8004e5e: 6878 ldr r0, [r7, #4] - 8004e60: f000 f926 bl 80050b0 - 8004e64: e005 b.n 8004e72 + 8004f02: 6878 ldr r0, [r7, #4] + 8004f04: f000 f926 bl 8005154 + 8004f08: e005 b.n 8004f16 { #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->OC_DelayElapsedCallback(htim); htim->PWM_PulseFinishedCallback(htim); #else HAL_TIM_OC_DelayElapsedCallback(htim); - 8004e66: 6878 ldr r0, [r7, #4] - 8004e68: f000 f919 bl 800509e + 8004f0a: 6878 ldr r0, [r7, #4] + 8004f0c: f000 f919 bl 8005142 HAL_TIM_PWM_PulseFinishedCallback(htim); - 8004e6c: 6878 ldr r0, [r7, #4] - 8004e6e: f000 f928 bl 80050c2 + 8004f10: 6878 ldr r0, [r7, #4] + 8004f12: f000 f928 bl 8005166 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; - 8004e72: 687b ldr r3, [r7, #4] - 8004e74: 2200 movs r2, #0 - 8004e76: 771a strb r2, [r3, #28] + 8004f16: 687b ldr r3, [r7, #4] + 8004f18: 2200 movs r2, #0 + 8004f1a: 771a strb r2, [r3, #28] } } /* TIM Update event */ if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE)) - 8004e78: 68bb ldr r3, [r7, #8] - 8004e7a: f003 0301 and.w r3, r3, #1 - 8004e7e: 2b00 cmp r3, #0 - 8004e80: d00c beq.n 8004e9c + 8004f1c: 68bb ldr r3, [r7, #8] + 8004f1e: f003 0301 and.w r3, r3, #1 + 8004f22: 2b00 cmp r3, #0 + 8004f24: d00c beq.n 8004f40 { if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE)) - 8004e82: 68fb ldr r3, [r7, #12] - 8004e84: f003 0301 and.w r3, r3, #1 - 8004e88: 2b00 cmp r3, #0 - 8004e8a: d007 beq.n 8004e9c + 8004f26: 68fb ldr r3, [r7, #12] + 8004f28: f003 0301 and.w r3, r3, #1 + 8004f2c: 2b00 cmp r3, #0 + 8004f2e: d007 beq.n 8004f40 { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE); - 8004e8c: 687b ldr r3, [r7, #4] - 8004e8e: 681b ldr r3, [r3, #0] - 8004e90: f06f 0201 mvn.w r2, #1 - 8004e94: 611a str r2, [r3, #16] + 8004f30: 687b ldr r3, [r7, #4] + 8004f32: 681b ldr r3, [r3, #0] + 8004f34: f06f 0201 mvn.w r2, #1 + 8004f38: 611a str r2, [r3, #16] #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->PeriodElapsedCallback(htim); #else HAL_TIM_PeriodElapsedCallback(htim); - 8004e96: 6878 ldr r0, [r7, #4] - 8004e98: f7fd f90a bl 80020b0 + 8004f3a: 6878 ldr r0, [r7, #4] + 8004f3c: f7fd f90a bl 8002154 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } } /* TIM Break input event */ if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) - 8004e9c: 68bb ldr r3, [r7, #8] - 8004e9e: f003 0380 and.w r3, r3, #128 @ 0x80 - 8004ea2: 2b00 cmp r3, #0 - 8004ea4: d00c beq.n 8004ec0 + 8004f40: 68bb ldr r3, [r7, #8] + 8004f42: f003 0380 and.w r3, r3, #128 @ 0x80 + 8004f46: 2b00 cmp r3, #0 + 8004f48: d00c beq.n 8004f64 { if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK)) - 8004ea6: 68fb ldr r3, [r7, #12] - 8004ea8: f003 0380 and.w r3, r3, #128 @ 0x80 - 8004eac: 2b00 cmp r3, #0 - 8004eae: d007 beq.n 8004ec0 + 8004f4a: 68fb ldr r3, [r7, #12] + 8004f4c: f003 0380 and.w r3, r3, #128 @ 0x80 + 8004f50: 2b00 cmp r3, #0 + 8004f52: d007 beq.n 8004f64 { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK); - 8004eb0: 687b ldr r3, [r7, #4] - 8004eb2: 681b ldr r3, [r3, #0] - 8004eb4: f06f 0280 mvn.w r2, #128 @ 0x80 - 8004eb8: 611a str r2, [r3, #16] + 8004f54: 687b ldr r3, [r7, #4] + 8004f56: 681b ldr r3, [r3, #0] + 8004f58: f06f 0280 mvn.w r2, #128 @ 0x80 + 8004f5c: 611a str r2, [r3, #16] #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->BreakCallback(htim); #else HAL_TIMEx_BreakCallback(htim); - 8004eba: 6878 ldr r0, [r7, #4] - 8004ebc: f000 fa7f bl 80053be + 8004f5e: 6878 ldr r0, [r7, #4] + 8004f60: f000 fa7f bl 8005462 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } } /* TIM Trigger detection event */ if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER)) - 8004ec0: 68bb ldr r3, [r7, #8] - 8004ec2: f003 0340 and.w r3, r3, #64 @ 0x40 - 8004ec6: 2b00 cmp r3, #0 - 8004ec8: d00c beq.n 8004ee4 + 8004f64: 68bb ldr r3, [r7, #8] + 8004f66: f003 0340 and.w r3, r3, #64 @ 0x40 + 8004f6a: 2b00 cmp r3, #0 + 8004f6c: d00c beq.n 8004f88 { if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER)) - 8004eca: 68fb ldr r3, [r7, #12] - 8004ecc: f003 0340 and.w r3, r3, #64 @ 0x40 - 8004ed0: 2b00 cmp r3, #0 - 8004ed2: d007 beq.n 8004ee4 + 8004f6e: 68fb ldr r3, [r7, #12] + 8004f70: f003 0340 and.w r3, r3, #64 @ 0x40 + 8004f74: 2b00 cmp r3, #0 + 8004f76: d007 beq.n 8004f88 { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER); - 8004ed4: 687b ldr r3, [r7, #4] - 8004ed6: 681b ldr r3, [r3, #0] - 8004ed8: f06f 0240 mvn.w r2, #64 @ 0x40 - 8004edc: 611a str r2, [r3, #16] + 8004f78: 687b ldr r3, [r7, #4] + 8004f7a: 681b ldr r3, [r3, #0] + 8004f7c: f06f 0240 mvn.w r2, #64 @ 0x40 + 8004f80: 611a str r2, [r3, #16] #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->TriggerCallback(htim); #else HAL_TIM_TriggerCallback(htim); - 8004ede: 6878 ldr r0, [r7, #4] - 8004ee0: f000 f8f8 bl 80050d4 + 8004f82: 6878 ldr r0, [r7, #4] + 8004f84: f000 f8f8 bl 8005178 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } } /* TIM commutation event */ if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM)) - 8004ee4: 68bb ldr r3, [r7, #8] - 8004ee6: f003 0320 and.w r3, r3, #32 - 8004eea: 2b00 cmp r3, #0 - 8004eec: d00c beq.n 8004f08 + 8004f88: 68bb ldr r3, [r7, #8] + 8004f8a: f003 0320 and.w r3, r3, #32 + 8004f8e: 2b00 cmp r3, #0 + 8004f90: d00c beq.n 8004fac { if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM)) - 8004eee: 68fb ldr r3, [r7, #12] - 8004ef0: f003 0320 and.w r3, r3, #32 - 8004ef4: 2b00 cmp r3, #0 - 8004ef6: d007 beq.n 8004f08 + 8004f92: 68fb ldr r3, [r7, #12] + 8004f94: f003 0320 and.w r3, r3, #32 + 8004f98: 2b00 cmp r3, #0 + 8004f9a: d007 beq.n 8004fac { __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM); - 8004ef8: 687b ldr r3, [r7, #4] - 8004efa: 681b ldr r3, [r3, #0] - 8004efc: f06f 0220 mvn.w r2, #32 - 8004f00: 611a str r2, [r3, #16] + 8004f9c: 687b ldr r3, [r7, #4] + 8004f9e: 681b ldr r3, [r3, #0] + 8004fa0: f06f 0220 mvn.w r2, #32 + 8004fa4: 611a str r2, [r3, #16] #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) htim->CommutationCallback(htim); #else HAL_TIMEx_CommutCallback(htim); - 8004f02: 6878 ldr r0, [r7, #4] - 8004f04: f000 fa52 bl 80053ac + 8004fa6: 6878 ldr r0, [r7, #4] + 8004fa8: f000 fa52 bl 8005450 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ } } } - 8004f08: bf00 nop - 8004f0a: 3710 adds r7, #16 - 8004f0c: 46bd mov sp, r7 - 8004f0e: bd80 pop {r7, pc} + 8004fac: bf00 nop + 8004fae: 3710 adds r7, #16 + 8004fb0: 46bd mov sp, r7 + 8004fb2: bd80 pop {r7, pc} -08004f10 : +08004fb4 : * @param sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that * contains the clock source information for the TIM peripheral. * @retval HAL status */ HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig) { - 8004f10: b580 push {r7, lr} - 8004f12: b084 sub sp, #16 - 8004f14: af00 add r7, sp, #0 - 8004f16: 6078 str r0, [r7, #4] - 8004f18: 6039 str r1, [r7, #0] + 8004fb4: b580 push {r7, lr} + 8004fb6: b084 sub sp, #16 + 8004fb8: af00 add r7, sp, #0 + 8004fba: 6078 str r0, [r7, #4] + 8004fbc: 6039 str r1, [r7, #0] HAL_StatusTypeDef status = HAL_OK; - 8004f1a: 2300 movs r3, #0 - 8004f1c: 73fb strb r3, [r7, #15] + 8004fbe: 2300 movs r3, #0 + 8004fc0: 73fb strb r3, [r7, #15] uint32_t tmpsmcr; /* Process Locked */ __HAL_LOCK(htim); - 8004f1e: 687b ldr r3, [r7, #4] - 8004f20: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 8004f24: 2b01 cmp r3, #1 - 8004f26: d101 bne.n 8004f2c - 8004f28: 2302 movs r3, #2 - 8004f2a: e0b4 b.n 8005096 - 8004f2c: 687b ldr r3, [r7, #4] - 8004f2e: 2201 movs r2, #1 - 8004f30: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8004fc2: 687b ldr r3, [r7, #4] + 8004fc4: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 8004fc8: 2b01 cmp r3, #1 + 8004fca: d101 bne.n 8004fd0 + 8004fcc: 2302 movs r3, #2 + 8004fce: e0b4 b.n 800513a + 8004fd0: 687b ldr r3, [r7, #4] + 8004fd2: 2201 movs r2, #1 + 8004fd4: f883 203c strb.w r2, [r3, #60] @ 0x3c htim->State = HAL_TIM_STATE_BUSY; - 8004f34: 687b ldr r3, [r7, #4] - 8004f36: 2202 movs r2, #2 - 8004f38: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8004fd8: 687b ldr r3, [r7, #4] + 8004fda: 2202 movs r2, #2 + 8004fdc: f883 203d strb.w r2, [r3, #61] @ 0x3d /* Check the parameters */ assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource)); /* Reset the SMS, TS, ECE, ETPS and ETRF bits */ tmpsmcr = htim->Instance->SMCR; - 8004f3c: 687b ldr r3, [r7, #4] - 8004f3e: 681b ldr r3, [r3, #0] - 8004f40: 689b ldr r3, [r3, #8] - 8004f42: 60bb str r3, [r7, #8] + 8004fe0: 687b ldr r3, [r7, #4] + 8004fe2: 681b ldr r3, [r3, #0] + 8004fe4: 689b ldr r3, [r3, #8] + 8004fe6: 60bb str r3, [r7, #8] tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS); - 8004f44: 68bb ldr r3, [r7, #8] - 8004f46: f023 0377 bic.w r3, r3, #119 @ 0x77 - 8004f4a: 60bb str r3, [r7, #8] + 8004fe8: 68bb ldr r3, [r7, #8] + 8004fea: f023 0377 bic.w r3, r3, #119 @ 0x77 + 8004fee: 60bb str r3, [r7, #8] tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); - 8004f4c: 68bb ldr r3, [r7, #8] - 8004f4e: f423 437f bic.w r3, r3, #65280 @ 0xff00 - 8004f52: 60bb str r3, [r7, #8] + 8004ff0: 68bb ldr r3, [r7, #8] + 8004ff2: f423 437f bic.w r3, r3, #65280 @ 0xff00 + 8004ff6: 60bb str r3, [r7, #8] htim->Instance->SMCR = tmpsmcr; - 8004f54: 687b ldr r3, [r7, #4] - 8004f56: 681b ldr r3, [r3, #0] - 8004f58: 68ba ldr r2, [r7, #8] - 8004f5a: 609a str r2, [r3, #8] + 8004ff8: 687b ldr r3, [r7, #4] + 8004ffa: 681b ldr r3, [r3, #0] + 8004ffc: 68ba ldr r2, [r7, #8] + 8004ffe: 609a str r2, [r3, #8] switch (sClockSourceConfig->ClockSource) - 8004f5c: 683b ldr r3, [r7, #0] - 8004f5e: 681b ldr r3, [r3, #0] - 8004f60: f5b3 5f00 cmp.w r3, #8192 @ 0x2000 - 8004f64: d03e beq.n 8004fe4 - 8004f66: f5b3 5f00 cmp.w r3, #8192 @ 0x2000 - 8004f6a: f200 8087 bhi.w 800507c - 8004f6e: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 - 8004f72: f000 8086 beq.w 8005082 - 8004f76: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 - 8004f7a: d87f bhi.n 800507c - 8004f7c: 2b70 cmp r3, #112 @ 0x70 - 8004f7e: d01a beq.n 8004fb6 - 8004f80: 2b70 cmp r3, #112 @ 0x70 - 8004f82: d87b bhi.n 800507c - 8004f84: 2b60 cmp r3, #96 @ 0x60 - 8004f86: d050 beq.n 800502a - 8004f88: 2b60 cmp r3, #96 @ 0x60 - 8004f8a: d877 bhi.n 800507c - 8004f8c: 2b50 cmp r3, #80 @ 0x50 - 8004f8e: d03c beq.n 800500a - 8004f90: 2b50 cmp r3, #80 @ 0x50 - 8004f92: d873 bhi.n 800507c - 8004f94: 2b40 cmp r3, #64 @ 0x40 - 8004f96: d058 beq.n 800504a - 8004f98: 2b40 cmp r3, #64 @ 0x40 - 8004f9a: d86f bhi.n 800507c - 8004f9c: 2b30 cmp r3, #48 @ 0x30 - 8004f9e: d064 beq.n 800506a - 8004fa0: 2b30 cmp r3, #48 @ 0x30 - 8004fa2: d86b bhi.n 800507c - 8004fa4: 2b20 cmp r3, #32 - 8004fa6: d060 beq.n 800506a - 8004fa8: 2b20 cmp r3, #32 - 8004faa: d867 bhi.n 800507c - 8004fac: 2b00 cmp r3, #0 - 8004fae: d05c beq.n 800506a - 8004fb0: 2b10 cmp r3, #16 - 8004fb2: d05a beq.n 800506a - 8004fb4: e062 b.n 800507c + 8005000: 683b ldr r3, [r7, #0] + 8005002: 681b ldr r3, [r3, #0] + 8005004: f5b3 5f00 cmp.w r3, #8192 @ 0x2000 + 8005008: d03e beq.n 8005088 + 800500a: f5b3 5f00 cmp.w r3, #8192 @ 0x2000 + 800500e: f200 8087 bhi.w 8005120 + 8005012: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 + 8005016: f000 8086 beq.w 8005126 + 800501a: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 + 800501e: d87f bhi.n 8005120 + 8005020: 2b70 cmp r3, #112 @ 0x70 + 8005022: d01a beq.n 800505a + 8005024: 2b70 cmp r3, #112 @ 0x70 + 8005026: d87b bhi.n 8005120 + 8005028: 2b60 cmp r3, #96 @ 0x60 + 800502a: d050 beq.n 80050ce + 800502c: 2b60 cmp r3, #96 @ 0x60 + 800502e: d877 bhi.n 8005120 + 8005030: 2b50 cmp r3, #80 @ 0x50 + 8005032: d03c beq.n 80050ae + 8005034: 2b50 cmp r3, #80 @ 0x50 + 8005036: d873 bhi.n 8005120 + 8005038: 2b40 cmp r3, #64 @ 0x40 + 800503a: d058 beq.n 80050ee + 800503c: 2b40 cmp r3, #64 @ 0x40 + 800503e: d86f bhi.n 8005120 + 8005040: 2b30 cmp r3, #48 @ 0x30 + 8005042: d064 beq.n 800510e + 8005044: 2b30 cmp r3, #48 @ 0x30 + 8005046: d86b bhi.n 8005120 + 8005048: 2b20 cmp r3, #32 + 800504a: d060 beq.n 800510e + 800504c: 2b20 cmp r3, #32 + 800504e: d867 bhi.n 8005120 + 8005050: 2b00 cmp r3, #0 + 8005052: d05c beq.n 800510e + 8005054: 2b10 cmp r3, #16 + 8005056: d05a beq.n 800510e + 8005058: e062 b.n 8005120 assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); /* Configure the ETR Clock source */ TIM_ETR_SetConfig(htim->Instance, - 8004fb6: 687b ldr r3, [r7, #4] - 8004fb8: 6818 ldr r0, [r3, #0] + 800505a: 687b ldr r3, [r7, #4] + 800505c: 6818 ldr r0, [r3, #0] sClockSourceConfig->ClockPrescaler, - 8004fba: 683b ldr r3, [r7, #0] - 8004fbc: 6899 ldr r1, [r3, #8] + 800505e: 683b ldr r3, [r7, #0] + 8005060: 6899 ldr r1, [r3, #8] sClockSourceConfig->ClockPolarity, - 8004fbe: 683b ldr r3, [r7, #0] - 8004fc0: 685a ldr r2, [r3, #4] + 8005062: 683b ldr r3, [r7, #0] + 8005064: 685a ldr r2, [r3, #4] sClockSourceConfig->ClockFilter); - 8004fc2: 683b ldr r3, [r7, #0] - 8004fc4: 68db ldr r3, [r3, #12] + 8005066: 683b ldr r3, [r7, #0] + 8005068: 68db ldr r3, [r3, #12] TIM_ETR_SetConfig(htim->Instance, - 8004fc6: f000 f974 bl 80052b2 + 800506a: f000 f974 bl 8005356 /* Select the External clock mode1 and the ETRF trigger */ tmpsmcr = htim->Instance->SMCR; - 8004fca: 687b ldr r3, [r7, #4] - 8004fcc: 681b ldr r3, [r3, #0] - 8004fce: 689b ldr r3, [r3, #8] - 8004fd0: 60bb str r3, [r7, #8] + 800506e: 687b ldr r3, [r7, #4] + 8005070: 681b ldr r3, [r3, #0] + 8005072: 689b ldr r3, [r3, #8] + 8005074: 60bb str r3, [r7, #8] tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1); - 8004fd2: 68bb ldr r3, [r7, #8] - 8004fd4: f043 0377 orr.w r3, r3, #119 @ 0x77 - 8004fd8: 60bb str r3, [r7, #8] + 8005076: 68bb ldr r3, [r7, #8] + 8005078: f043 0377 orr.w r3, r3, #119 @ 0x77 + 800507c: 60bb str r3, [r7, #8] /* Write to TIMx SMCR */ htim->Instance->SMCR = tmpsmcr; - 8004fda: 687b ldr r3, [r7, #4] - 8004fdc: 681b ldr r3, [r3, #0] - 8004fde: 68ba ldr r2, [r7, #8] - 8004fe0: 609a str r2, [r3, #8] + 800507e: 687b ldr r3, [r7, #4] + 8005080: 681b ldr r3, [r3, #0] + 8005082: 68ba ldr r2, [r7, #8] + 8005084: 609a str r2, [r3, #8] break; - 8004fe2: e04f b.n 8005084 + 8005086: e04f b.n 8005128 assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); /* Configure the ETR Clock source */ TIM_ETR_SetConfig(htim->Instance, - 8004fe4: 687b ldr r3, [r7, #4] - 8004fe6: 6818 ldr r0, [r3, #0] + 8005088: 687b ldr r3, [r7, #4] + 800508a: 6818 ldr r0, [r3, #0] sClockSourceConfig->ClockPrescaler, - 8004fe8: 683b ldr r3, [r7, #0] - 8004fea: 6899 ldr r1, [r3, #8] + 800508c: 683b ldr r3, [r7, #0] + 800508e: 6899 ldr r1, [r3, #8] sClockSourceConfig->ClockPolarity, - 8004fec: 683b ldr r3, [r7, #0] - 8004fee: 685a ldr r2, [r3, #4] + 8005090: 683b ldr r3, [r7, #0] + 8005092: 685a ldr r2, [r3, #4] sClockSourceConfig->ClockFilter); - 8004ff0: 683b ldr r3, [r7, #0] - 8004ff2: 68db ldr r3, [r3, #12] + 8005094: 683b ldr r3, [r7, #0] + 8005096: 68db ldr r3, [r3, #12] TIM_ETR_SetConfig(htim->Instance, - 8004ff4: f000 f95d bl 80052b2 + 8005098: f000 f95d bl 8005356 /* Enable the External clock mode2 */ htim->Instance->SMCR |= TIM_SMCR_ECE; - 8004ff8: 687b ldr r3, [r7, #4] - 8004ffa: 681b ldr r3, [r3, #0] - 8004ffc: 689a ldr r2, [r3, #8] - 8004ffe: 687b ldr r3, [r7, #4] - 8005000: 681b ldr r3, [r3, #0] - 8005002: f442 4280 orr.w r2, r2, #16384 @ 0x4000 - 8005006: 609a str r2, [r3, #8] + 800509c: 687b ldr r3, [r7, #4] + 800509e: 681b ldr r3, [r3, #0] + 80050a0: 689a ldr r2, [r3, #8] + 80050a2: 687b ldr r3, [r7, #4] + 80050a4: 681b ldr r3, [r3, #0] + 80050a6: f442 4280 orr.w r2, r2, #16384 @ 0x4000 + 80050aa: 609a str r2, [r3, #8] break; - 8005008: e03c b.n 8005084 + 80050ac: e03c b.n 8005128 /* Check TI1 input conditioning related parameters */ assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); TIM_TI1_ConfigInputStage(htim->Instance, - 800500a: 687b ldr r3, [r7, #4] - 800500c: 6818 ldr r0, [r3, #0] + 80050ae: 687b ldr r3, [r7, #4] + 80050b0: 6818 ldr r0, [r3, #0] sClockSourceConfig->ClockPolarity, - 800500e: 683b ldr r3, [r7, #0] - 8005010: 6859 ldr r1, [r3, #4] + 80050b2: 683b ldr r3, [r7, #0] + 80050b4: 6859 ldr r1, [r3, #4] sClockSourceConfig->ClockFilter); - 8005012: 683b ldr r3, [r7, #0] - 8005014: 68db ldr r3, [r3, #12] + 80050b6: 683b ldr r3, [r7, #0] + 80050b8: 68db ldr r3, [r3, #12] TIM_TI1_ConfigInputStage(htim->Instance, - 8005016: 461a mov r2, r3 - 8005018: f000 f8d4 bl 80051c4 + 80050ba: 461a mov r2, r3 + 80050bc: f000 f8d4 bl 8005268 TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1); - 800501c: 687b ldr r3, [r7, #4] - 800501e: 681b ldr r3, [r3, #0] - 8005020: 2150 movs r1, #80 @ 0x50 - 8005022: 4618 mov r0, r3 - 8005024: f000 f92b bl 800527e + 80050c0: 687b ldr r3, [r7, #4] + 80050c2: 681b ldr r3, [r3, #0] + 80050c4: 2150 movs r1, #80 @ 0x50 + 80050c6: 4618 mov r0, r3 + 80050c8: f000 f92b bl 8005322 break; - 8005028: e02c b.n 8005084 + 80050cc: e02c b.n 8005128 /* Check TI2 input conditioning related parameters */ assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); TIM_TI2_ConfigInputStage(htim->Instance, - 800502a: 687b ldr r3, [r7, #4] - 800502c: 6818 ldr r0, [r3, #0] + 80050ce: 687b ldr r3, [r7, #4] + 80050d0: 6818 ldr r0, [r3, #0] sClockSourceConfig->ClockPolarity, - 800502e: 683b ldr r3, [r7, #0] - 8005030: 6859 ldr r1, [r3, #4] + 80050d2: 683b ldr r3, [r7, #0] + 80050d4: 6859 ldr r1, [r3, #4] sClockSourceConfig->ClockFilter); - 8005032: 683b ldr r3, [r7, #0] - 8005034: 68db ldr r3, [r3, #12] + 80050d6: 683b ldr r3, [r7, #0] + 80050d8: 68db ldr r3, [r3, #12] TIM_TI2_ConfigInputStage(htim->Instance, - 8005036: 461a mov r2, r3 - 8005038: f000 f8f2 bl 8005220 + 80050da: 461a mov r2, r3 + 80050dc: f000 f8f2 bl 80052c4 TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2); - 800503c: 687b ldr r3, [r7, #4] - 800503e: 681b ldr r3, [r3, #0] - 8005040: 2160 movs r1, #96 @ 0x60 - 8005042: 4618 mov r0, r3 - 8005044: f000 f91b bl 800527e + 80050e0: 687b ldr r3, [r7, #4] + 80050e2: 681b ldr r3, [r3, #0] + 80050e4: 2160 movs r1, #96 @ 0x60 + 80050e6: 4618 mov r0, r3 + 80050e8: f000 f91b bl 8005322 break; - 8005048: e01c b.n 8005084 + 80050ec: e01c b.n 8005128 /* Check TI1 input conditioning related parameters */ assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); TIM_TI1_ConfigInputStage(htim->Instance, - 800504a: 687b ldr r3, [r7, #4] - 800504c: 6818 ldr r0, [r3, #0] + 80050ee: 687b ldr r3, [r7, #4] + 80050f0: 6818 ldr r0, [r3, #0] sClockSourceConfig->ClockPolarity, - 800504e: 683b ldr r3, [r7, #0] - 8005050: 6859 ldr r1, [r3, #4] + 80050f2: 683b ldr r3, [r7, #0] + 80050f4: 6859 ldr r1, [r3, #4] sClockSourceConfig->ClockFilter); - 8005052: 683b ldr r3, [r7, #0] - 8005054: 68db ldr r3, [r3, #12] + 80050f6: 683b ldr r3, [r7, #0] + 80050f8: 68db ldr r3, [r3, #12] TIM_TI1_ConfigInputStage(htim->Instance, - 8005056: 461a mov r2, r3 - 8005058: f000 f8b4 bl 80051c4 + 80050fa: 461a mov r2, r3 + 80050fc: f000 f8b4 bl 8005268 TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED); - 800505c: 687b ldr r3, [r7, #4] - 800505e: 681b ldr r3, [r3, #0] - 8005060: 2140 movs r1, #64 @ 0x40 - 8005062: 4618 mov r0, r3 - 8005064: f000 f90b bl 800527e + 8005100: 687b ldr r3, [r7, #4] + 8005102: 681b ldr r3, [r3, #0] + 8005104: 2140 movs r1, #64 @ 0x40 + 8005106: 4618 mov r0, r3 + 8005108: f000 f90b bl 8005322 break; - 8005068: e00c b.n 8005084 + 800510c: e00c b.n 8005128 case TIM_CLOCKSOURCE_ITR3: { /* Check whether or not the timer instance supports internal trigger input */ assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance)); TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource); - 800506a: 687b ldr r3, [r7, #4] - 800506c: 681a ldr r2, [r3, #0] - 800506e: 683b ldr r3, [r7, #0] - 8005070: 681b ldr r3, [r3, #0] - 8005072: 4619 mov r1, r3 - 8005074: 4610 mov r0, r2 - 8005076: f000 f902 bl 800527e + 800510e: 687b ldr r3, [r7, #4] + 8005110: 681a ldr r2, [r3, #0] + 8005112: 683b ldr r3, [r7, #0] + 8005114: 681b ldr r3, [r3, #0] + 8005116: 4619 mov r1, r3 + 8005118: 4610 mov r0, r2 + 800511a: f000 f902 bl 8005322 break; - 800507a: e003 b.n 8005084 + 800511e: e003 b.n 8005128 } default: status = HAL_ERROR; - 800507c: 2301 movs r3, #1 - 800507e: 73fb strb r3, [r7, #15] + 8005120: 2301 movs r3, #1 + 8005122: 73fb strb r3, [r7, #15] break; - 8005080: e000 b.n 8005084 + 8005124: e000 b.n 8005128 break; - 8005082: bf00 nop + 8005126: bf00 nop } htim->State = HAL_TIM_STATE_READY; - 8005084: 687b ldr r3, [r7, #4] - 8005086: 2201 movs r2, #1 - 8005088: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8005128: 687b ldr r3, [r7, #4] + 800512a: 2201 movs r2, #1 + 800512c: f883 203d strb.w r2, [r3, #61] @ 0x3d __HAL_UNLOCK(htim); - 800508c: 687b ldr r3, [r7, #4] - 800508e: 2200 movs r2, #0 - 8005090: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8005130: 687b ldr r3, [r7, #4] + 8005132: 2200 movs r2, #0 + 8005134: f883 203c strb.w r2, [r3, #60] @ 0x3c return status; - 8005094: 7bfb ldrb r3, [r7, #15] + 8005138: 7bfb ldrb r3, [r7, #15] } - 8005096: 4618 mov r0, r3 - 8005098: 3710 adds r7, #16 - 800509a: 46bd mov sp, r7 - 800509c: bd80 pop {r7, pc} + 800513a: 4618 mov r0, r3 + 800513c: 3710 adds r7, #16 + 800513e: 46bd mov sp, r7 + 8005140: bd80 pop {r7, pc} -0800509e : +08005142 : * @brief Output Compare callback in non-blocking mode * @param htim TIM OC handle * @retval None */ __weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) { - 800509e: b480 push {r7} - 80050a0: b083 sub sp, #12 - 80050a2: af00 add r7, sp, #0 - 80050a4: 6078 str r0, [r7, #4] + 8005142: b480 push {r7} + 8005144: b083 sub sp, #12 + 8005146: af00 add r7, sp, #0 + 8005148: 6078 str r0, [r7, #4] UNUSED(htim); /* NOTE : This function should not be modified, when the callback is needed, the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file */ } - 80050a6: bf00 nop - 80050a8: 370c adds r7, #12 - 80050aa: 46bd mov sp, r7 - 80050ac: bc80 pop {r7} - 80050ae: 4770 bx lr + 800514a: bf00 nop + 800514c: 370c adds r7, #12 + 800514e: 46bd mov sp, r7 + 8005150: bc80 pop {r7} + 8005152: 4770 bx lr -080050b0 : +08005154 : * @brief Input Capture callback in non-blocking mode * @param htim TIM IC handle * @retval None */ __weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { - 80050b0: b480 push {r7} - 80050b2: b083 sub sp, #12 - 80050b4: af00 add r7, sp, #0 - 80050b6: 6078 str r0, [r7, #4] + 8005154: b480 push {r7} + 8005156: b083 sub sp, #12 + 8005158: af00 add r7, sp, #0 + 800515a: 6078 str r0, [r7, #4] UNUSED(htim); /* NOTE : This function should not be modified, when the callback is needed, the HAL_TIM_IC_CaptureCallback could be implemented in the user file */ } - 80050b8: bf00 nop - 80050ba: 370c adds r7, #12 - 80050bc: 46bd mov sp, r7 - 80050be: bc80 pop {r7} - 80050c0: 4770 bx lr + 800515c: bf00 nop + 800515e: 370c adds r7, #12 + 8005160: 46bd mov sp, r7 + 8005162: bc80 pop {r7} + 8005164: 4770 bx lr -080050c2 : +08005166 : * @brief PWM Pulse finished callback in non-blocking mode * @param htim TIM handle * @retval None */ __weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) { - 80050c2: b480 push {r7} - 80050c4: b083 sub sp, #12 - 80050c6: af00 add r7, sp, #0 - 80050c8: 6078 str r0, [r7, #4] + 8005166: b480 push {r7} + 8005168: b083 sub sp, #12 + 800516a: af00 add r7, sp, #0 + 800516c: 6078 str r0, [r7, #4] UNUSED(htim); /* NOTE : This function should not be modified, when the callback is needed, the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file */ } - 80050ca: bf00 nop - 80050cc: 370c adds r7, #12 - 80050ce: 46bd mov sp, r7 - 80050d0: bc80 pop {r7} - 80050d2: 4770 bx lr + 800516e: bf00 nop + 8005170: 370c adds r7, #12 + 8005172: 46bd mov sp, r7 + 8005174: bc80 pop {r7} + 8005176: 4770 bx lr -080050d4 : +08005178 : * @brief Hall Trigger detection callback in non-blocking mode * @param htim TIM handle * @retval None */ __weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim) { - 80050d4: b480 push {r7} - 80050d6: b083 sub sp, #12 - 80050d8: af00 add r7, sp, #0 - 80050da: 6078 str r0, [r7, #4] + 8005178: b480 push {r7} + 800517a: b083 sub sp, #12 + 800517c: af00 add r7, sp, #0 + 800517e: 6078 str r0, [r7, #4] UNUSED(htim); /* NOTE : This function should not be modified, when the callback is needed, the HAL_TIM_TriggerCallback could be implemented in the user file */ } - 80050dc: bf00 nop - 80050de: 370c adds r7, #12 - 80050e0: 46bd mov sp, r7 - 80050e2: bc80 pop {r7} - 80050e4: 4770 bx lr + 8005180: bf00 nop + 8005182: 370c adds r7, #12 + 8005184: 46bd mov sp, r7 + 8005186: bc80 pop {r7} + 8005188: 4770 bx lr ... -080050e8 : +0800518c : * @param TIMx TIM peripheral * @param Structure TIM Base configuration structure * @retval None */ void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure) { - 80050e8: b480 push {r7} - 80050ea: b085 sub sp, #20 - 80050ec: af00 add r7, sp, #0 - 80050ee: 6078 str r0, [r7, #4] - 80050f0: 6039 str r1, [r7, #0] + 800518c: b480 push {r7} + 800518e: b085 sub sp, #20 + 8005190: af00 add r7, sp, #0 + 8005192: 6078 str r0, [r7, #4] + 8005194: 6039 str r1, [r7, #0] uint32_t tmpcr1; tmpcr1 = TIMx->CR1; - 80050f2: 687b ldr r3, [r7, #4] - 80050f4: 681b ldr r3, [r3, #0] - 80050f6: 60fb str r3, [r7, #12] + 8005196: 687b ldr r3, [r7, #4] + 8005198: 681b ldr r3, [r3, #0] + 800519a: 60fb str r3, [r7, #12] /* Set TIM Time Base Unit parameters ---------------------------------------*/ if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) - 80050f8: 687b ldr r3, [r7, #4] - 80050fa: 4a2f ldr r2, [pc, #188] @ (80051b8 ) - 80050fc: 4293 cmp r3, r2 - 80050fe: d00b beq.n 8005118 - 8005100: 687b ldr r3, [r7, #4] - 8005102: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 - 8005106: d007 beq.n 8005118 - 8005108: 687b ldr r3, [r7, #4] - 800510a: 4a2c ldr r2, [pc, #176] @ (80051bc ) - 800510c: 4293 cmp r3, r2 - 800510e: d003 beq.n 8005118 - 8005110: 687b ldr r3, [r7, #4] - 8005112: 4a2b ldr r2, [pc, #172] @ (80051c0 ) - 8005114: 4293 cmp r3, r2 - 8005116: d108 bne.n 800512a + 800519c: 687b ldr r3, [r7, #4] + 800519e: 4a2f ldr r2, [pc, #188] @ (800525c ) + 80051a0: 4293 cmp r3, r2 + 80051a2: d00b beq.n 80051bc + 80051a4: 687b ldr r3, [r7, #4] + 80051a6: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 + 80051aa: d007 beq.n 80051bc + 80051ac: 687b ldr r3, [r7, #4] + 80051ae: 4a2c ldr r2, [pc, #176] @ (8005260 ) + 80051b0: 4293 cmp r3, r2 + 80051b2: d003 beq.n 80051bc + 80051b4: 687b ldr r3, [r7, #4] + 80051b6: 4a2b ldr r2, [pc, #172] @ (8005264 ) + 80051b8: 4293 cmp r3, r2 + 80051ba: d108 bne.n 80051ce { /* Select the Counter Mode */ tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS); - 8005118: 68fb ldr r3, [r7, #12] - 800511a: f023 0370 bic.w r3, r3, #112 @ 0x70 - 800511e: 60fb str r3, [r7, #12] + 80051bc: 68fb ldr r3, [r7, #12] + 80051be: f023 0370 bic.w r3, r3, #112 @ 0x70 + 80051c2: 60fb str r3, [r7, #12] tmpcr1 |= Structure->CounterMode; - 8005120: 683b ldr r3, [r7, #0] - 8005122: 685b ldr r3, [r3, #4] - 8005124: 68fa ldr r2, [r7, #12] - 8005126: 4313 orrs r3, r2 - 8005128: 60fb str r3, [r7, #12] + 80051c4: 683b ldr r3, [r7, #0] + 80051c6: 685b ldr r3, [r3, #4] + 80051c8: 68fa ldr r2, [r7, #12] + 80051ca: 4313 orrs r3, r2 + 80051cc: 60fb str r3, [r7, #12] } if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) - 800512a: 687b ldr r3, [r7, #4] - 800512c: 4a22 ldr r2, [pc, #136] @ (80051b8 ) - 800512e: 4293 cmp r3, r2 - 8005130: d00b beq.n 800514a - 8005132: 687b ldr r3, [r7, #4] - 8005134: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 - 8005138: d007 beq.n 800514a - 800513a: 687b ldr r3, [r7, #4] - 800513c: 4a1f ldr r2, [pc, #124] @ (80051bc ) - 800513e: 4293 cmp r3, r2 - 8005140: d003 beq.n 800514a - 8005142: 687b ldr r3, [r7, #4] - 8005144: 4a1e ldr r2, [pc, #120] @ (80051c0 ) - 8005146: 4293 cmp r3, r2 - 8005148: d108 bne.n 800515c + 80051ce: 687b ldr r3, [r7, #4] + 80051d0: 4a22 ldr r2, [pc, #136] @ (800525c ) + 80051d2: 4293 cmp r3, r2 + 80051d4: d00b beq.n 80051ee + 80051d6: 687b ldr r3, [r7, #4] + 80051d8: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 + 80051dc: d007 beq.n 80051ee + 80051de: 687b ldr r3, [r7, #4] + 80051e0: 4a1f ldr r2, [pc, #124] @ (8005260 ) + 80051e2: 4293 cmp r3, r2 + 80051e4: d003 beq.n 80051ee + 80051e6: 687b ldr r3, [r7, #4] + 80051e8: 4a1e ldr r2, [pc, #120] @ (8005264 ) + 80051ea: 4293 cmp r3, r2 + 80051ec: d108 bne.n 8005200 { /* Set the clock division */ tmpcr1 &= ~TIM_CR1_CKD; - 800514a: 68fb ldr r3, [r7, #12] - 800514c: f423 7340 bic.w r3, r3, #768 @ 0x300 - 8005150: 60fb str r3, [r7, #12] + 80051ee: 68fb ldr r3, [r7, #12] + 80051f0: f423 7340 bic.w r3, r3, #768 @ 0x300 + 80051f4: 60fb str r3, [r7, #12] tmpcr1 |= (uint32_t)Structure->ClockDivision; - 8005152: 683b ldr r3, [r7, #0] - 8005154: 68db ldr r3, [r3, #12] - 8005156: 68fa ldr r2, [r7, #12] - 8005158: 4313 orrs r3, r2 - 800515a: 60fb str r3, [r7, #12] + 80051f6: 683b ldr r3, [r7, #0] + 80051f8: 68db ldr r3, [r3, #12] + 80051fa: 68fa ldr r2, [r7, #12] + 80051fc: 4313 orrs r3, r2 + 80051fe: 60fb str r3, [r7, #12] } /* Set the auto-reload preload */ MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload); - 800515c: 68fb ldr r3, [r7, #12] - 800515e: f023 0280 bic.w r2, r3, #128 @ 0x80 - 8005162: 683b ldr r3, [r7, #0] - 8005164: 695b ldr r3, [r3, #20] - 8005166: 4313 orrs r3, r2 - 8005168: 60fb str r3, [r7, #12] + 8005200: 68fb ldr r3, [r7, #12] + 8005202: f023 0280 bic.w r2, r3, #128 @ 0x80 + 8005206: 683b ldr r3, [r7, #0] + 8005208: 695b ldr r3, [r3, #20] + 800520a: 4313 orrs r3, r2 + 800520c: 60fb str r3, [r7, #12] TIMx->CR1 = tmpcr1; - 800516a: 687b ldr r3, [r7, #4] - 800516c: 68fa ldr r2, [r7, #12] - 800516e: 601a str r2, [r3, #0] + 800520e: 687b ldr r3, [r7, #4] + 8005210: 68fa ldr r2, [r7, #12] + 8005212: 601a str r2, [r3, #0] /* Set the Autoreload value */ TIMx->ARR = (uint32_t)Structure->Period ; - 8005170: 683b ldr r3, [r7, #0] - 8005172: 689a ldr r2, [r3, #8] - 8005174: 687b ldr r3, [r7, #4] - 8005176: 62da str r2, [r3, #44] @ 0x2c + 8005214: 683b ldr r3, [r7, #0] + 8005216: 689a ldr r2, [r3, #8] + 8005218: 687b ldr r3, [r7, #4] + 800521a: 62da str r2, [r3, #44] @ 0x2c /* Set the Prescaler value */ TIMx->PSC = Structure->Prescaler; - 8005178: 683b ldr r3, [r7, #0] - 800517a: 681a ldr r2, [r3, #0] - 800517c: 687b ldr r3, [r7, #4] - 800517e: 629a str r2, [r3, #40] @ 0x28 + 800521c: 683b ldr r3, [r7, #0] + 800521e: 681a ldr r2, [r3, #0] + 8005220: 687b ldr r3, [r7, #4] + 8005222: 629a str r2, [r3, #40] @ 0x28 if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) - 8005180: 687b ldr r3, [r7, #4] - 8005182: 4a0d ldr r2, [pc, #52] @ (80051b8 ) - 8005184: 4293 cmp r3, r2 - 8005186: d103 bne.n 8005190 + 8005224: 687b ldr r3, [r7, #4] + 8005226: 4a0d ldr r2, [pc, #52] @ (800525c ) + 8005228: 4293 cmp r3, r2 + 800522a: d103 bne.n 8005234 { /* Set the Repetition Counter value */ TIMx->RCR = Structure->RepetitionCounter; - 8005188: 683b ldr r3, [r7, #0] - 800518a: 691a ldr r2, [r3, #16] - 800518c: 687b ldr r3, [r7, #4] - 800518e: 631a str r2, [r3, #48] @ 0x30 + 800522c: 683b ldr r3, [r7, #0] + 800522e: 691a ldr r2, [r3, #16] + 8005230: 687b ldr r3, [r7, #4] + 8005232: 631a str r2, [r3, #48] @ 0x30 } /* Generate an update event to reload the Prescaler and the repetition counter (only for advanced timer) value immediately */ TIMx->EGR = TIM_EGR_UG; - 8005190: 687b ldr r3, [r7, #4] - 8005192: 2201 movs r2, #1 - 8005194: 615a str r2, [r3, #20] + 8005234: 687b ldr r3, [r7, #4] + 8005236: 2201 movs r2, #1 + 8005238: 615a str r2, [r3, #20] /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */ if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE)) - 8005196: 687b ldr r3, [r7, #4] - 8005198: 691b ldr r3, [r3, #16] - 800519a: f003 0301 and.w r3, r3, #1 - 800519e: 2b00 cmp r3, #0 - 80051a0: d005 beq.n 80051ae + 800523a: 687b ldr r3, [r7, #4] + 800523c: 691b ldr r3, [r3, #16] + 800523e: f003 0301 and.w r3, r3, #1 + 8005242: 2b00 cmp r3, #0 + 8005244: d005 beq.n 8005252 { /* Clear the update flag */ CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE); - 80051a2: 687b ldr r3, [r7, #4] - 80051a4: 691b ldr r3, [r3, #16] - 80051a6: f023 0201 bic.w r2, r3, #1 - 80051aa: 687b ldr r3, [r7, #4] - 80051ac: 611a str r2, [r3, #16] + 8005246: 687b ldr r3, [r7, #4] + 8005248: 691b ldr r3, [r3, #16] + 800524a: f023 0201 bic.w r2, r3, #1 + 800524e: 687b ldr r3, [r7, #4] + 8005250: 611a str r2, [r3, #16] } } - 80051ae: bf00 nop - 80051b0: 3714 adds r7, #20 - 80051b2: 46bd mov sp, r7 - 80051b4: bc80 pop {r7} - 80051b6: 4770 bx lr - 80051b8: 40012c00 .word 0x40012c00 - 80051bc: 40000400 .word 0x40000400 - 80051c0: 40000800 .word 0x40000800 + 8005252: bf00 nop + 8005254: 3714 adds r7, #20 + 8005256: 46bd mov sp, r7 + 8005258: bc80 pop {r7} + 800525a: 4770 bx lr + 800525c: 40012c00 .word 0x40012c00 + 8005260: 40000400 .word 0x40000400 + 8005264: 40000800 .word 0x40000800 -080051c4 : +08005268 : * @param TIM_ICFilter Specifies the Input Capture Filter. * This parameter must be a value between 0x00 and 0x0F. * @retval None */ static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) { - 80051c4: b480 push {r7} - 80051c6: b087 sub sp, #28 - 80051c8: af00 add r7, sp, #0 - 80051ca: 60f8 str r0, [r7, #12] - 80051cc: 60b9 str r1, [r7, #8] - 80051ce: 607a str r2, [r7, #4] + 8005268: b480 push {r7} + 800526a: b087 sub sp, #28 + 800526c: af00 add r7, sp, #0 + 800526e: 60f8 str r0, [r7, #12] + 8005270: 60b9 str r1, [r7, #8] + 8005272: 607a str r2, [r7, #4] uint32_t tmpccmr1; uint32_t tmpccer; /* Disable the Channel 1: Reset the CC1E Bit */ tmpccer = TIMx->CCER; - 80051d0: 68fb ldr r3, [r7, #12] - 80051d2: 6a1b ldr r3, [r3, #32] - 80051d4: 617b str r3, [r7, #20] + 8005274: 68fb ldr r3, [r7, #12] + 8005276: 6a1b ldr r3, [r3, #32] + 8005278: 617b str r3, [r7, #20] TIMx->CCER &= ~TIM_CCER_CC1E; - 80051d6: 68fb ldr r3, [r7, #12] - 80051d8: 6a1b ldr r3, [r3, #32] - 80051da: f023 0201 bic.w r2, r3, #1 - 80051de: 68fb ldr r3, [r7, #12] - 80051e0: 621a str r2, [r3, #32] + 800527a: 68fb ldr r3, [r7, #12] + 800527c: 6a1b ldr r3, [r3, #32] + 800527e: f023 0201 bic.w r2, r3, #1 + 8005282: 68fb ldr r3, [r7, #12] + 8005284: 621a str r2, [r3, #32] tmpccmr1 = TIMx->CCMR1; - 80051e2: 68fb ldr r3, [r7, #12] - 80051e4: 699b ldr r3, [r3, #24] - 80051e6: 613b str r3, [r7, #16] + 8005286: 68fb ldr r3, [r7, #12] + 8005288: 699b ldr r3, [r3, #24] + 800528a: 613b str r3, [r7, #16] /* Set the filter */ tmpccmr1 &= ~TIM_CCMR1_IC1F; - 80051e8: 693b ldr r3, [r7, #16] - 80051ea: f023 03f0 bic.w r3, r3, #240 @ 0xf0 - 80051ee: 613b str r3, [r7, #16] + 800528c: 693b ldr r3, [r7, #16] + 800528e: f023 03f0 bic.w r3, r3, #240 @ 0xf0 + 8005292: 613b str r3, [r7, #16] tmpccmr1 |= (TIM_ICFilter << 4U); - 80051f0: 687b ldr r3, [r7, #4] - 80051f2: 011b lsls r3, r3, #4 - 80051f4: 693a ldr r2, [r7, #16] - 80051f6: 4313 orrs r3, r2 - 80051f8: 613b str r3, [r7, #16] + 8005294: 687b ldr r3, [r7, #4] + 8005296: 011b lsls r3, r3, #4 + 8005298: 693a ldr r2, [r7, #16] + 800529a: 4313 orrs r3, r2 + 800529c: 613b str r3, [r7, #16] /* Select the Polarity and set the CC1E Bit */ tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP); - 80051fa: 697b ldr r3, [r7, #20] - 80051fc: f023 030a bic.w r3, r3, #10 - 8005200: 617b str r3, [r7, #20] + 800529e: 697b ldr r3, [r7, #20] + 80052a0: f023 030a bic.w r3, r3, #10 + 80052a4: 617b str r3, [r7, #20] tmpccer |= TIM_ICPolarity; - 8005202: 697a ldr r2, [r7, #20] - 8005204: 68bb ldr r3, [r7, #8] - 8005206: 4313 orrs r3, r2 - 8005208: 617b str r3, [r7, #20] + 80052a6: 697a ldr r2, [r7, #20] + 80052a8: 68bb ldr r3, [r7, #8] + 80052aa: 4313 orrs r3, r2 + 80052ac: 617b str r3, [r7, #20] /* Write to TIMx CCMR1 and CCER registers */ TIMx->CCMR1 = tmpccmr1; - 800520a: 68fb ldr r3, [r7, #12] - 800520c: 693a ldr r2, [r7, #16] - 800520e: 619a str r2, [r3, #24] + 80052ae: 68fb ldr r3, [r7, #12] + 80052b0: 693a ldr r2, [r7, #16] + 80052b2: 619a str r2, [r3, #24] TIMx->CCER = tmpccer; - 8005210: 68fb ldr r3, [r7, #12] - 8005212: 697a ldr r2, [r7, #20] - 8005214: 621a str r2, [r3, #32] + 80052b4: 68fb ldr r3, [r7, #12] + 80052b6: 697a ldr r2, [r7, #20] + 80052b8: 621a str r2, [r3, #32] } - 8005216: bf00 nop - 8005218: 371c adds r7, #28 - 800521a: 46bd mov sp, r7 - 800521c: bc80 pop {r7} - 800521e: 4770 bx lr + 80052ba: bf00 nop + 80052bc: 371c adds r7, #28 + 80052be: 46bd mov sp, r7 + 80052c0: bc80 pop {r7} + 80052c2: 4770 bx lr -08005220 : +080052c4 : * @param TIM_ICFilter Specifies the Input Capture Filter. * This parameter must be a value between 0x00 and 0x0F. * @retval None */ static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) { - 8005220: b480 push {r7} - 8005222: b087 sub sp, #28 - 8005224: af00 add r7, sp, #0 - 8005226: 60f8 str r0, [r7, #12] - 8005228: 60b9 str r1, [r7, #8] - 800522a: 607a str r2, [r7, #4] + 80052c4: b480 push {r7} + 80052c6: b087 sub sp, #28 + 80052c8: af00 add r7, sp, #0 + 80052ca: 60f8 str r0, [r7, #12] + 80052cc: 60b9 str r1, [r7, #8] + 80052ce: 607a str r2, [r7, #4] uint32_t tmpccmr1; uint32_t tmpccer; /* Disable the Channel 2: Reset the CC2E Bit */ tmpccer = TIMx->CCER; - 800522c: 68fb ldr r3, [r7, #12] - 800522e: 6a1b ldr r3, [r3, #32] - 8005230: 617b str r3, [r7, #20] + 80052d0: 68fb ldr r3, [r7, #12] + 80052d2: 6a1b ldr r3, [r3, #32] + 80052d4: 617b str r3, [r7, #20] TIMx->CCER &= ~TIM_CCER_CC2E; - 8005232: 68fb ldr r3, [r7, #12] - 8005234: 6a1b ldr r3, [r3, #32] - 8005236: f023 0210 bic.w r2, r3, #16 - 800523a: 68fb ldr r3, [r7, #12] - 800523c: 621a str r2, [r3, #32] + 80052d6: 68fb ldr r3, [r7, #12] + 80052d8: 6a1b ldr r3, [r3, #32] + 80052da: f023 0210 bic.w r2, r3, #16 + 80052de: 68fb ldr r3, [r7, #12] + 80052e0: 621a str r2, [r3, #32] tmpccmr1 = TIMx->CCMR1; - 800523e: 68fb ldr r3, [r7, #12] - 8005240: 699b ldr r3, [r3, #24] - 8005242: 613b str r3, [r7, #16] + 80052e2: 68fb ldr r3, [r7, #12] + 80052e4: 699b ldr r3, [r3, #24] + 80052e6: 613b str r3, [r7, #16] /* Set the filter */ tmpccmr1 &= ~TIM_CCMR1_IC2F; - 8005244: 693b ldr r3, [r7, #16] - 8005246: f423 4370 bic.w r3, r3, #61440 @ 0xf000 - 800524a: 613b str r3, [r7, #16] + 80052e8: 693b ldr r3, [r7, #16] + 80052ea: f423 4370 bic.w r3, r3, #61440 @ 0xf000 + 80052ee: 613b str r3, [r7, #16] tmpccmr1 |= (TIM_ICFilter << 12U); - 800524c: 687b ldr r3, [r7, #4] - 800524e: 031b lsls r3, r3, #12 - 8005250: 693a ldr r2, [r7, #16] - 8005252: 4313 orrs r3, r2 - 8005254: 613b str r3, [r7, #16] + 80052f0: 687b ldr r3, [r7, #4] + 80052f2: 031b lsls r3, r3, #12 + 80052f4: 693a ldr r2, [r7, #16] + 80052f6: 4313 orrs r3, r2 + 80052f8: 613b str r3, [r7, #16] /* Select the Polarity and set the CC2E Bit */ tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP); - 8005256: 697b ldr r3, [r7, #20] - 8005258: f023 03a0 bic.w r3, r3, #160 @ 0xa0 - 800525c: 617b str r3, [r7, #20] + 80052fa: 697b ldr r3, [r7, #20] + 80052fc: f023 03a0 bic.w r3, r3, #160 @ 0xa0 + 8005300: 617b str r3, [r7, #20] tmpccer |= (TIM_ICPolarity << 4U); - 800525e: 68bb ldr r3, [r7, #8] - 8005260: 011b lsls r3, r3, #4 - 8005262: 697a ldr r2, [r7, #20] - 8005264: 4313 orrs r3, r2 - 8005266: 617b str r3, [r7, #20] + 8005302: 68bb ldr r3, [r7, #8] + 8005304: 011b lsls r3, r3, #4 + 8005306: 697a ldr r2, [r7, #20] + 8005308: 4313 orrs r3, r2 + 800530a: 617b str r3, [r7, #20] /* Write to TIMx CCMR1 and CCER registers */ TIMx->CCMR1 = tmpccmr1 ; - 8005268: 68fb ldr r3, [r7, #12] - 800526a: 693a ldr r2, [r7, #16] - 800526c: 619a str r2, [r3, #24] + 800530c: 68fb ldr r3, [r7, #12] + 800530e: 693a ldr r2, [r7, #16] + 8005310: 619a str r2, [r3, #24] TIMx->CCER = tmpccer; - 800526e: 68fb ldr r3, [r7, #12] - 8005270: 697a ldr r2, [r7, #20] - 8005272: 621a str r2, [r3, #32] + 8005312: 68fb ldr r3, [r7, #12] + 8005314: 697a ldr r2, [r7, #20] + 8005316: 621a str r2, [r3, #32] } - 8005274: bf00 nop - 8005276: 371c adds r7, #28 - 8005278: 46bd mov sp, r7 - 800527a: bc80 pop {r7} - 800527c: 4770 bx lr + 8005318: bf00 nop + 800531a: 371c adds r7, #28 + 800531c: 46bd mov sp, r7 + 800531e: bc80 pop {r7} + 8005320: 4770 bx lr -0800527e : +08005322 : * @arg TIM_TS_TI2FP2: Filtered Timer Input 2 * @arg TIM_TS_ETRF: External Trigger input * @retval None */ static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource) { - 800527e: b480 push {r7} - 8005280: b085 sub sp, #20 - 8005282: af00 add r7, sp, #0 - 8005284: 6078 str r0, [r7, #4] - 8005286: 6039 str r1, [r7, #0] + 8005322: b480 push {r7} + 8005324: b085 sub sp, #20 + 8005326: af00 add r7, sp, #0 + 8005328: 6078 str r0, [r7, #4] + 800532a: 6039 str r1, [r7, #0] uint32_t tmpsmcr; /* Get the TIMx SMCR register value */ tmpsmcr = TIMx->SMCR; - 8005288: 687b ldr r3, [r7, #4] - 800528a: 689b ldr r3, [r3, #8] - 800528c: 60fb str r3, [r7, #12] + 800532c: 687b ldr r3, [r7, #4] + 800532e: 689b ldr r3, [r3, #8] + 8005330: 60fb str r3, [r7, #12] /* Reset the TS Bits */ tmpsmcr &= ~TIM_SMCR_TS; - 800528e: 68fb ldr r3, [r7, #12] - 8005290: f023 0370 bic.w r3, r3, #112 @ 0x70 - 8005294: 60fb str r3, [r7, #12] + 8005332: 68fb ldr r3, [r7, #12] + 8005334: f023 0370 bic.w r3, r3, #112 @ 0x70 + 8005338: 60fb str r3, [r7, #12] /* Set the Input Trigger source and the slave mode*/ tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1); - 8005296: 683a ldr r2, [r7, #0] - 8005298: 68fb ldr r3, [r7, #12] - 800529a: 4313 orrs r3, r2 - 800529c: f043 0307 orr.w r3, r3, #7 - 80052a0: 60fb str r3, [r7, #12] + 800533a: 683a ldr r2, [r7, #0] + 800533c: 68fb ldr r3, [r7, #12] + 800533e: 4313 orrs r3, r2 + 8005340: f043 0307 orr.w r3, r3, #7 + 8005344: 60fb str r3, [r7, #12] /* Write to TIMx SMCR */ TIMx->SMCR = tmpsmcr; - 80052a2: 687b ldr r3, [r7, #4] - 80052a4: 68fa ldr r2, [r7, #12] - 80052a6: 609a str r2, [r3, #8] + 8005346: 687b ldr r3, [r7, #4] + 8005348: 68fa ldr r2, [r7, #12] + 800534a: 609a str r2, [r3, #8] } - 80052a8: bf00 nop - 80052aa: 3714 adds r7, #20 - 80052ac: 46bd mov sp, r7 - 80052ae: bc80 pop {r7} - 80052b0: 4770 bx lr + 800534c: bf00 nop + 800534e: 3714 adds r7, #20 + 8005350: 46bd mov sp, r7 + 8005352: bc80 pop {r7} + 8005354: 4770 bx lr -080052b2 : +08005356 : * This parameter must be a value between 0x00 and 0x0F * @retval None */ void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter) { - 80052b2: b480 push {r7} - 80052b4: b087 sub sp, #28 - 80052b6: af00 add r7, sp, #0 - 80052b8: 60f8 str r0, [r7, #12] - 80052ba: 60b9 str r1, [r7, #8] - 80052bc: 607a str r2, [r7, #4] - 80052be: 603b str r3, [r7, #0] + 8005356: b480 push {r7} + 8005358: b087 sub sp, #28 + 800535a: af00 add r7, sp, #0 + 800535c: 60f8 str r0, [r7, #12] + 800535e: 60b9 str r1, [r7, #8] + 8005360: 607a str r2, [r7, #4] + 8005362: 603b str r3, [r7, #0] uint32_t tmpsmcr; tmpsmcr = TIMx->SMCR; - 80052c0: 68fb ldr r3, [r7, #12] - 80052c2: 689b ldr r3, [r3, #8] - 80052c4: 617b str r3, [r7, #20] + 8005364: 68fb ldr r3, [r7, #12] + 8005366: 689b ldr r3, [r3, #8] + 8005368: 617b str r3, [r7, #20] /* Reset the ETR Bits */ tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); - 80052c6: 697b ldr r3, [r7, #20] - 80052c8: f423 437f bic.w r3, r3, #65280 @ 0xff00 - 80052cc: 617b str r3, [r7, #20] + 800536a: 697b ldr r3, [r7, #20] + 800536c: f423 437f bic.w r3, r3, #65280 @ 0xff00 + 8005370: 617b str r3, [r7, #20] /* Set the Prescaler, the Filter value and the Polarity */ tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U))); - 80052ce: 683b ldr r3, [r7, #0] - 80052d0: 021a lsls r2, r3, #8 - 80052d2: 687b ldr r3, [r7, #4] - 80052d4: 431a orrs r2, r3 - 80052d6: 68bb ldr r3, [r7, #8] - 80052d8: 4313 orrs r3, r2 - 80052da: 697a ldr r2, [r7, #20] - 80052dc: 4313 orrs r3, r2 - 80052de: 617b str r3, [r7, #20] + 8005372: 683b ldr r3, [r7, #0] + 8005374: 021a lsls r2, r3, #8 + 8005376: 687b ldr r3, [r7, #4] + 8005378: 431a orrs r2, r3 + 800537a: 68bb ldr r3, [r7, #8] + 800537c: 4313 orrs r3, r2 + 800537e: 697a ldr r2, [r7, #20] + 8005380: 4313 orrs r3, r2 + 8005382: 617b str r3, [r7, #20] /* Write to TIMx SMCR */ TIMx->SMCR = tmpsmcr; - 80052e0: 68fb ldr r3, [r7, #12] - 80052e2: 697a ldr r2, [r7, #20] - 80052e4: 609a str r2, [r3, #8] + 8005384: 68fb ldr r3, [r7, #12] + 8005386: 697a ldr r2, [r7, #20] + 8005388: 609a str r2, [r3, #8] } - 80052e6: bf00 nop - 80052e8: 371c adds r7, #28 - 80052ea: 46bd mov sp, r7 - 80052ec: bc80 pop {r7} - 80052ee: 4770 bx lr + 800538a: bf00 nop + 800538c: 371c adds r7, #28 + 800538e: 46bd mov sp, r7 + 8005390: bc80 pop {r7} + 8005392: 4770 bx lr -080052f0 : +08005394 : * mode. * @retval HAL status */ HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, const TIM_MasterConfigTypeDef *sMasterConfig) { - 80052f0: b480 push {r7} - 80052f2: b085 sub sp, #20 - 80052f4: af00 add r7, sp, #0 - 80052f6: 6078 str r0, [r7, #4] - 80052f8: 6039 str r1, [r7, #0] + 8005394: b480 push {r7} + 8005396: b085 sub sp, #20 + 8005398: af00 add r7, sp, #0 + 800539a: 6078 str r0, [r7, #4] + 800539c: 6039 str r1, [r7, #0] assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger)); assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode)); /* Check input state */ __HAL_LOCK(htim); - 80052fa: 687b ldr r3, [r7, #4] - 80052fc: f893 303c ldrb.w r3, [r3, #60] @ 0x3c - 8005300: 2b01 cmp r3, #1 - 8005302: d101 bne.n 8005308 - 8005304: 2302 movs r3, #2 - 8005306: e046 b.n 8005396 - 8005308: 687b ldr r3, [r7, #4] - 800530a: 2201 movs r2, #1 - 800530c: f883 203c strb.w r2, [r3, #60] @ 0x3c + 800539e: 687b ldr r3, [r7, #4] + 80053a0: f893 303c ldrb.w r3, [r3, #60] @ 0x3c + 80053a4: 2b01 cmp r3, #1 + 80053a6: d101 bne.n 80053ac + 80053a8: 2302 movs r3, #2 + 80053aa: e046 b.n 800543a + 80053ac: 687b ldr r3, [r7, #4] + 80053ae: 2201 movs r2, #1 + 80053b0: f883 203c strb.w r2, [r3, #60] @ 0x3c /* Change the handler state */ htim->State = HAL_TIM_STATE_BUSY; - 8005310: 687b ldr r3, [r7, #4] - 8005312: 2202 movs r2, #2 - 8005314: f883 203d strb.w r2, [r3, #61] @ 0x3d + 80053b4: 687b ldr r3, [r7, #4] + 80053b6: 2202 movs r2, #2 + 80053b8: f883 203d strb.w r2, [r3, #61] @ 0x3d /* Get the TIMx CR2 register value */ tmpcr2 = htim->Instance->CR2; - 8005318: 687b ldr r3, [r7, #4] - 800531a: 681b ldr r3, [r3, #0] - 800531c: 685b ldr r3, [r3, #4] - 800531e: 60fb str r3, [r7, #12] + 80053bc: 687b ldr r3, [r7, #4] + 80053be: 681b ldr r3, [r3, #0] + 80053c0: 685b ldr r3, [r3, #4] + 80053c2: 60fb str r3, [r7, #12] /* Get the TIMx SMCR register value */ tmpsmcr = htim->Instance->SMCR; - 8005320: 687b ldr r3, [r7, #4] - 8005322: 681b ldr r3, [r3, #0] - 8005324: 689b ldr r3, [r3, #8] - 8005326: 60bb str r3, [r7, #8] + 80053c4: 687b ldr r3, [r7, #4] + 80053c6: 681b ldr r3, [r3, #0] + 80053c8: 689b ldr r3, [r3, #8] + 80053ca: 60bb str r3, [r7, #8] /* Reset the MMS Bits */ tmpcr2 &= ~TIM_CR2_MMS; - 8005328: 68fb ldr r3, [r7, #12] - 800532a: f023 0370 bic.w r3, r3, #112 @ 0x70 - 800532e: 60fb str r3, [r7, #12] + 80053cc: 68fb ldr r3, [r7, #12] + 80053ce: f023 0370 bic.w r3, r3, #112 @ 0x70 + 80053d2: 60fb str r3, [r7, #12] /* Select the TRGO source */ tmpcr2 |= sMasterConfig->MasterOutputTrigger; - 8005330: 683b ldr r3, [r7, #0] - 8005332: 681b ldr r3, [r3, #0] - 8005334: 68fa ldr r2, [r7, #12] - 8005336: 4313 orrs r3, r2 - 8005338: 60fb str r3, [r7, #12] + 80053d4: 683b ldr r3, [r7, #0] + 80053d6: 681b ldr r3, [r3, #0] + 80053d8: 68fa ldr r2, [r7, #12] + 80053da: 4313 orrs r3, r2 + 80053dc: 60fb str r3, [r7, #12] /* Update TIMx CR2 */ htim->Instance->CR2 = tmpcr2; - 800533a: 687b ldr r3, [r7, #4] - 800533c: 681b ldr r3, [r3, #0] - 800533e: 68fa ldr r2, [r7, #12] - 8005340: 605a str r2, [r3, #4] + 80053de: 687b ldr r3, [r7, #4] + 80053e0: 681b ldr r3, [r3, #0] + 80053e2: 68fa ldr r2, [r7, #12] + 80053e4: 605a str r2, [r3, #4] if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) - 8005342: 687b ldr r3, [r7, #4] - 8005344: 681b ldr r3, [r3, #0] - 8005346: 4a16 ldr r2, [pc, #88] @ (80053a0 ) - 8005348: 4293 cmp r3, r2 - 800534a: d00e beq.n 800536a - 800534c: 687b ldr r3, [r7, #4] - 800534e: 681b ldr r3, [r3, #0] - 8005350: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 - 8005354: d009 beq.n 800536a - 8005356: 687b ldr r3, [r7, #4] - 8005358: 681b ldr r3, [r3, #0] - 800535a: 4a12 ldr r2, [pc, #72] @ (80053a4 ) - 800535c: 4293 cmp r3, r2 - 800535e: d004 beq.n 800536a - 8005360: 687b ldr r3, [r7, #4] - 8005362: 681b ldr r3, [r3, #0] - 8005364: 4a10 ldr r2, [pc, #64] @ (80053a8 ) - 8005366: 4293 cmp r3, r2 - 8005368: d10c bne.n 8005384 + 80053e6: 687b ldr r3, [r7, #4] + 80053e8: 681b ldr r3, [r3, #0] + 80053ea: 4a16 ldr r2, [pc, #88] @ (8005444 ) + 80053ec: 4293 cmp r3, r2 + 80053ee: d00e beq.n 800540e + 80053f0: 687b ldr r3, [r7, #4] + 80053f2: 681b ldr r3, [r3, #0] + 80053f4: f1b3 4f80 cmp.w r3, #1073741824 @ 0x40000000 + 80053f8: d009 beq.n 800540e + 80053fa: 687b ldr r3, [r7, #4] + 80053fc: 681b ldr r3, [r3, #0] + 80053fe: 4a12 ldr r2, [pc, #72] @ (8005448 ) + 8005400: 4293 cmp r3, r2 + 8005402: d004 beq.n 800540e + 8005404: 687b ldr r3, [r7, #4] + 8005406: 681b ldr r3, [r3, #0] + 8005408: 4a10 ldr r2, [pc, #64] @ (800544c ) + 800540a: 4293 cmp r3, r2 + 800540c: d10c bne.n 8005428 { /* Reset the MSM Bit */ tmpsmcr &= ~TIM_SMCR_MSM; - 800536a: 68bb ldr r3, [r7, #8] - 800536c: f023 0380 bic.w r3, r3, #128 @ 0x80 - 8005370: 60bb str r3, [r7, #8] + 800540e: 68bb ldr r3, [r7, #8] + 8005410: f023 0380 bic.w r3, r3, #128 @ 0x80 + 8005414: 60bb str r3, [r7, #8] /* Set master mode */ tmpsmcr |= sMasterConfig->MasterSlaveMode; - 8005372: 683b ldr r3, [r7, #0] - 8005374: 685b ldr r3, [r3, #4] - 8005376: 68ba ldr r2, [r7, #8] - 8005378: 4313 orrs r3, r2 - 800537a: 60bb str r3, [r7, #8] + 8005416: 683b ldr r3, [r7, #0] + 8005418: 685b ldr r3, [r3, #4] + 800541a: 68ba ldr r2, [r7, #8] + 800541c: 4313 orrs r3, r2 + 800541e: 60bb str r3, [r7, #8] /* Update TIMx SMCR */ htim->Instance->SMCR = tmpsmcr; - 800537c: 687b ldr r3, [r7, #4] - 800537e: 681b ldr r3, [r3, #0] - 8005380: 68ba ldr r2, [r7, #8] - 8005382: 609a str r2, [r3, #8] + 8005420: 687b ldr r3, [r7, #4] + 8005422: 681b ldr r3, [r3, #0] + 8005424: 68ba ldr r2, [r7, #8] + 8005426: 609a str r2, [r3, #8] } /* Change the htim state */ htim->State = HAL_TIM_STATE_READY; - 8005384: 687b ldr r3, [r7, #4] - 8005386: 2201 movs r2, #1 - 8005388: f883 203d strb.w r2, [r3, #61] @ 0x3d + 8005428: 687b ldr r3, [r7, #4] + 800542a: 2201 movs r2, #1 + 800542c: f883 203d strb.w r2, [r3, #61] @ 0x3d __HAL_UNLOCK(htim); - 800538c: 687b ldr r3, [r7, #4] - 800538e: 2200 movs r2, #0 - 8005390: f883 203c strb.w r2, [r3, #60] @ 0x3c + 8005430: 687b ldr r3, [r7, #4] + 8005432: 2200 movs r2, #0 + 8005434: f883 203c strb.w r2, [r3, #60] @ 0x3c return HAL_OK; - 8005394: 2300 movs r3, #0 + 8005438: 2300 movs r3, #0 } - 8005396: 4618 mov r0, r3 - 8005398: 3714 adds r7, #20 - 800539a: 46bd mov sp, r7 - 800539c: bc80 pop {r7} - 800539e: 4770 bx lr - 80053a0: 40012c00 .word 0x40012c00 - 80053a4: 40000400 .word 0x40000400 - 80053a8: 40000800 .word 0x40000800 + 800543a: 4618 mov r0, r3 + 800543c: 3714 adds r7, #20 + 800543e: 46bd mov sp, r7 + 8005440: bc80 pop {r7} + 8005442: 4770 bx lr + 8005444: 40012c00 .word 0x40012c00 + 8005448: 40000400 .word 0x40000400 + 800544c: 40000800 .word 0x40000800 -080053ac : +08005450 : * @brief Commutation callback in non-blocking mode * @param htim TIM handle * @retval None */ __weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim) { - 80053ac: b480 push {r7} - 80053ae: b083 sub sp, #12 - 80053b0: af00 add r7, sp, #0 - 80053b2: 6078 str r0, [r7, #4] + 8005450: b480 push {r7} + 8005452: b083 sub sp, #12 + 8005454: af00 add r7, sp, #0 + 8005456: 6078 str r0, [r7, #4] UNUSED(htim); /* NOTE : This function should not be modified, when the callback is needed, the HAL_TIMEx_CommutCallback could be implemented in the user file */ } - 80053b4: bf00 nop - 80053b6: 370c adds r7, #12 - 80053b8: 46bd mov sp, r7 - 80053ba: bc80 pop {r7} - 80053bc: 4770 bx lr + 8005458: bf00 nop + 800545a: 370c adds r7, #12 + 800545c: 46bd mov sp, r7 + 800545e: bc80 pop {r7} + 8005460: 4770 bx lr -080053be : +08005462 : * @brief Break detection callback in non-blocking mode * @param htim TIM handle * @retval None */ __weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim) { - 80053be: b480 push {r7} - 80053c0: b083 sub sp, #12 - 80053c2: af00 add r7, sp, #0 - 80053c4: 6078 str r0, [r7, #4] + 8005462: b480 push {r7} + 8005464: b083 sub sp, #12 + 8005466: af00 add r7, sp, #0 + 8005468: 6078 str r0, [r7, #4] UNUSED(htim); /* NOTE : This function should not be modified, when the callback is needed, the HAL_TIMEx_BreakCallback could be implemented in the user file */ } - 80053c6: bf00 nop - 80053c8: 370c adds r7, #12 - 80053ca: 46bd mov sp, r7 - 80053cc: bc80 pop {r7} - 80053ce: 4770 bx lr + 800546a: bf00 nop + 800546c: 370c adds r7, #12 + 800546e: 46bd mov sp, r7 + 8005470: bc80 pop {r7} + 8005472: 4770 bx lr -080053d0 : +08005474 : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval HAL status */ HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) { - 80053d0: b580 push {r7, lr} - 80053d2: b082 sub sp, #8 - 80053d4: af00 add r7, sp, #0 - 80053d6: 6078 str r0, [r7, #4] + 8005474: b580 push {r7, lr} + 8005476: b082 sub sp, #8 + 8005478: af00 add r7, sp, #0 + 800547a: 6078 str r0, [r7, #4] /* Check the UART handle allocation */ if (huart == NULL) - 80053d8: 687b ldr r3, [r7, #4] - 80053da: 2b00 cmp r3, #0 - 80053dc: d101 bne.n 80053e2 + 800547c: 687b ldr r3, [r7, #4] + 800547e: 2b00 cmp r3, #0 + 8005480: d101 bne.n 8005486 { return HAL_ERROR; - 80053de: 2301 movs r3, #1 - 80053e0: e042 b.n 8005468 + 8005482: 2301 movs r3, #1 + 8005484: e042 b.n 800550c assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength)); #if defined(USART_CR1_OVER8) assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling)); #endif /* USART_CR1_OVER8 */ if (huart->gState == HAL_UART_STATE_RESET) - 80053e2: 687b ldr r3, [r7, #4] - 80053e4: f893 3041 ldrb.w r3, [r3, #65] @ 0x41 - 80053e8: b2db uxtb r3, r3 - 80053ea: 2b00 cmp r3, #0 - 80053ec: d106 bne.n 80053fc + 8005486: 687b ldr r3, [r7, #4] + 8005488: f893 3041 ldrb.w r3, [r3, #65] @ 0x41 + 800548c: b2db uxtb r3, r3 + 800548e: 2b00 cmp r3, #0 + 8005490: d106 bne.n 80054a0 { /* Allocate lock resource and initialize it */ huart->Lock = HAL_UNLOCKED; - 80053ee: 687b ldr r3, [r7, #4] - 80053f0: 2200 movs r2, #0 - 80053f2: f883 2040 strb.w r2, [r3, #64] @ 0x40 + 8005492: 687b ldr r3, [r7, #4] + 8005494: 2200 movs r2, #0 + 8005496: f883 2040 strb.w r2, [r3, #64] @ 0x40 /* Init the low level hardware */ huart->MspInitCallback(huart); #else /* Init the low level hardware : GPIO, CLOCK */ HAL_UART_MspInit(huart); - 80053f6: 6878 ldr r0, [r7, #4] - 80053f8: f7fd f882 bl 8002500 + 800549a: 6878 ldr r0, [r7, #4] + 800549c: f7fd f882 bl 80025a4 #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */ } huart->gState = HAL_UART_STATE_BUSY; - 80053fc: 687b ldr r3, [r7, #4] - 80053fe: 2224 movs r2, #36 @ 0x24 - 8005400: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 80054a0: 687b ldr r3, [r7, #4] + 80054a2: 2224 movs r2, #36 @ 0x24 + 80054a4: f883 2041 strb.w r2, [r3, #65] @ 0x41 /* Disable the peripheral */ __HAL_UART_DISABLE(huart); - 8005404: 687b ldr r3, [r7, #4] - 8005406: 681b ldr r3, [r3, #0] - 8005408: 68da ldr r2, [r3, #12] - 800540a: 687b ldr r3, [r7, #4] - 800540c: 681b ldr r3, [r3, #0] - 800540e: f422 5200 bic.w r2, r2, #8192 @ 0x2000 - 8005412: 60da str r2, [r3, #12] + 80054a8: 687b ldr r3, [r7, #4] + 80054aa: 681b ldr r3, [r3, #0] + 80054ac: 68da ldr r2, [r3, #12] + 80054ae: 687b ldr r3, [r7, #4] + 80054b0: 681b ldr r3, [r3, #0] + 80054b2: f422 5200 bic.w r2, r2, #8192 @ 0x2000 + 80054b6: 60da str r2, [r3, #12] /* Set the UART Communication parameters */ UART_SetConfig(huart); - 8005414: 6878 ldr r0, [r7, #4] - 8005416: f000 fd63 bl 8005ee0 + 80054b8: 6878 ldr r0, [r7, #4] + 80054ba: f000 fd63 bl 8005f84 /* In asynchronous mode, the following bits must be kept cleared: - LINEN and CLKEN bits in the USART_CR2 register, - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/ CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); - 800541a: 687b ldr r3, [r7, #4] - 800541c: 681b ldr r3, [r3, #0] - 800541e: 691a ldr r2, [r3, #16] - 8005420: 687b ldr r3, [r7, #4] - 8005422: 681b ldr r3, [r3, #0] - 8005424: f422 4290 bic.w r2, r2, #18432 @ 0x4800 - 8005428: 611a str r2, [r3, #16] + 80054be: 687b ldr r3, [r7, #4] + 80054c0: 681b ldr r3, [r3, #0] + 80054c2: 691a ldr r2, [r3, #16] + 80054c4: 687b ldr r3, [r7, #4] + 80054c6: 681b ldr r3, [r3, #0] + 80054c8: f422 4290 bic.w r2, r2, #18432 @ 0x4800 + 80054cc: 611a str r2, [r3, #16] CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN)); - 800542a: 687b ldr r3, [r7, #4] - 800542c: 681b ldr r3, [r3, #0] - 800542e: 695a ldr r2, [r3, #20] - 8005430: 687b ldr r3, [r7, #4] - 8005432: 681b ldr r3, [r3, #0] - 8005434: f022 022a bic.w r2, r2, #42 @ 0x2a - 8005438: 615a str r2, [r3, #20] + 80054ce: 687b ldr r3, [r7, #4] + 80054d0: 681b ldr r3, [r3, #0] + 80054d2: 695a ldr r2, [r3, #20] + 80054d4: 687b ldr r3, [r7, #4] + 80054d6: 681b ldr r3, [r3, #0] + 80054d8: f022 022a bic.w r2, r2, #42 @ 0x2a + 80054dc: 615a str r2, [r3, #20] /* Enable the peripheral */ __HAL_UART_ENABLE(huart); - 800543a: 687b ldr r3, [r7, #4] - 800543c: 681b ldr r3, [r3, #0] - 800543e: 68da ldr r2, [r3, #12] - 8005440: 687b ldr r3, [r7, #4] - 8005442: 681b ldr r3, [r3, #0] - 8005444: f442 5200 orr.w r2, r2, #8192 @ 0x2000 - 8005448: 60da str r2, [r3, #12] + 80054de: 687b ldr r3, [r7, #4] + 80054e0: 681b ldr r3, [r3, #0] + 80054e2: 68da ldr r2, [r3, #12] + 80054e4: 687b ldr r3, [r7, #4] + 80054e6: 681b ldr r3, [r3, #0] + 80054e8: f442 5200 orr.w r2, r2, #8192 @ 0x2000 + 80054ec: 60da str r2, [r3, #12] /* Initialize the UART state */ huart->ErrorCode = HAL_UART_ERROR_NONE; - 800544a: 687b ldr r3, [r7, #4] - 800544c: 2200 movs r2, #0 - 800544e: 645a str r2, [r3, #68] @ 0x44 + 80054ee: 687b ldr r3, [r7, #4] + 80054f0: 2200 movs r2, #0 + 80054f2: 645a str r2, [r3, #68] @ 0x44 huart->gState = HAL_UART_STATE_READY; - 8005450: 687b ldr r3, [r7, #4] - 8005452: 2220 movs r2, #32 - 8005454: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 80054f4: 687b ldr r3, [r7, #4] + 80054f6: 2220 movs r2, #32 + 80054f8: f883 2041 strb.w r2, [r3, #65] @ 0x41 huart->RxState = HAL_UART_STATE_READY; - 8005458: 687b ldr r3, [r7, #4] - 800545a: 2220 movs r2, #32 - 800545c: f883 2042 strb.w r2, [r3, #66] @ 0x42 + 80054fc: 687b ldr r3, [r7, #4] + 80054fe: 2220 movs r2, #32 + 8005500: f883 2042 strb.w r2, [r3, #66] @ 0x42 huart->RxEventType = HAL_UART_RXEVENT_TC; - 8005460: 687b ldr r3, [r7, #4] - 8005462: 2200 movs r2, #0 - 8005464: 635a str r2, [r3, #52] @ 0x34 + 8005504: 687b ldr r3, [r7, #4] + 8005506: 2200 movs r2, #0 + 8005508: 635a str r2, [r3, #52] @ 0x34 return HAL_OK; - 8005466: 2300 movs r3, #0 + 800550a: 2300 movs r3, #0 } - 8005468: 4618 mov r0, r3 - 800546a: 3708 adds r7, #8 - 800546c: 46bd mov sp, r7 - 800546e: bd80 pop {r7, pc} + 800550c: 4618 mov r0, r3 + 800550e: 3708 adds r7, #8 + 8005510: 46bd mov sp, r7 + 8005512: bd80 pop {r7, pc} -08005470 : +08005514 : * @param Size Amount of data elements (u8 or u16) to be sent * @param Timeout Timeout duration * @retval HAL status */ HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout) { - 8005470: b580 push {r7, lr} - 8005472: b08a sub sp, #40 @ 0x28 - 8005474: af02 add r7, sp, #8 - 8005476: 60f8 str r0, [r7, #12] - 8005478: 60b9 str r1, [r7, #8] - 800547a: 603b str r3, [r7, #0] - 800547c: 4613 mov r3, r2 - 800547e: 80fb strh r3, [r7, #6] + 8005514: b580 push {r7, lr} + 8005516: b08a sub sp, #40 @ 0x28 + 8005518: af02 add r7, sp, #8 + 800551a: 60f8 str r0, [r7, #12] + 800551c: 60b9 str r1, [r7, #8] + 800551e: 603b str r3, [r7, #0] + 8005520: 4613 mov r3, r2 + 8005522: 80fb strh r3, [r7, #6] const uint8_t *pdata8bits; const uint16_t *pdata16bits; uint32_t tickstart = 0U; - 8005480: 2300 movs r3, #0 - 8005482: 617b str r3, [r7, #20] + 8005524: 2300 movs r3, #0 + 8005526: 617b str r3, [r7, #20] /* Check that a Tx process is not already ongoing */ if (huart->gState == HAL_UART_STATE_READY) - 8005484: 68fb ldr r3, [r7, #12] - 8005486: f893 3041 ldrb.w r3, [r3, #65] @ 0x41 - 800548a: b2db uxtb r3, r3 - 800548c: 2b20 cmp r3, #32 - 800548e: d175 bne.n 800557c + 8005528: 68fb ldr r3, [r7, #12] + 800552a: f893 3041 ldrb.w r3, [r3, #65] @ 0x41 + 800552e: b2db uxtb r3, r3 + 8005530: 2b20 cmp r3, #32 + 8005532: d175 bne.n 8005620 { if ((pData == NULL) || (Size == 0U)) - 8005490: 68bb ldr r3, [r7, #8] - 8005492: 2b00 cmp r3, #0 - 8005494: d002 beq.n 800549c - 8005496: 88fb ldrh r3, [r7, #6] - 8005498: 2b00 cmp r3, #0 - 800549a: d101 bne.n 80054a0 + 8005534: 68bb ldr r3, [r7, #8] + 8005536: 2b00 cmp r3, #0 + 8005538: d002 beq.n 8005540 + 800553a: 88fb ldrh r3, [r7, #6] + 800553c: 2b00 cmp r3, #0 + 800553e: d101 bne.n 8005544 { return HAL_ERROR; - 800549c: 2301 movs r3, #1 - 800549e: e06e b.n 800557e + 8005540: 2301 movs r3, #1 + 8005542: e06e b.n 8005622 } huart->ErrorCode = HAL_UART_ERROR_NONE; - 80054a0: 68fb ldr r3, [r7, #12] - 80054a2: 2200 movs r2, #0 - 80054a4: 645a str r2, [r3, #68] @ 0x44 + 8005544: 68fb ldr r3, [r7, #12] + 8005546: 2200 movs r2, #0 + 8005548: 645a str r2, [r3, #68] @ 0x44 huart->gState = HAL_UART_STATE_BUSY_TX; - 80054a6: 68fb ldr r3, [r7, #12] - 80054a8: 2221 movs r2, #33 @ 0x21 - 80054aa: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 800554a: 68fb ldr r3, [r7, #12] + 800554c: 2221 movs r2, #33 @ 0x21 + 800554e: f883 2041 strb.w r2, [r3, #65] @ 0x41 /* Init tickstart for timeout management */ tickstart = HAL_GetTick(); - 80054ae: f7fd f8f9 bl 80026a4 - 80054b2: 6178 str r0, [r7, #20] + 8005552: f7fd f8f9 bl 8002748 + 8005556: 6178 str r0, [r7, #20] huart->TxXferSize = Size; - 80054b4: 68fb ldr r3, [r7, #12] - 80054b6: 88fa ldrh r2, [r7, #6] - 80054b8: 849a strh r2, [r3, #36] @ 0x24 + 8005558: 68fb ldr r3, [r7, #12] + 800555a: 88fa ldrh r2, [r7, #6] + 800555c: 849a strh r2, [r3, #36] @ 0x24 huart->TxXferCount = Size; - 80054ba: 68fb ldr r3, [r7, #12] - 80054bc: 88fa ldrh r2, [r7, #6] - 80054be: 84da strh r2, [r3, #38] @ 0x26 + 800555e: 68fb ldr r3, [r7, #12] + 8005560: 88fa ldrh r2, [r7, #6] + 8005562: 84da strh r2, [r3, #38] @ 0x26 /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */ if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) - 80054c0: 68fb ldr r3, [r7, #12] - 80054c2: 689b ldr r3, [r3, #8] - 80054c4: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 - 80054c8: d108 bne.n 80054dc - 80054ca: 68fb ldr r3, [r7, #12] - 80054cc: 691b ldr r3, [r3, #16] - 80054ce: 2b00 cmp r3, #0 - 80054d0: d104 bne.n 80054dc + 8005564: 68fb ldr r3, [r7, #12] + 8005566: 689b ldr r3, [r3, #8] + 8005568: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 + 800556c: d108 bne.n 8005580 + 800556e: 68fb ldr r3, [r7, #12] + 8005570: 691b ldr r3, [r3, #16] + 8005572: 2b00 cmp r3, #0 + 8005574: d104 bne.n 8005580 { pdata8bits = NULL; - 80054d2: 2300 movs r3, #0 - 80054d4: 61fb str r3, [r7, #28] + 8005576: 2300 movs r3, #0 + 8005578: 61fb str r3, [r7, #28] pdata16bits = (const uint16_t *) pData; - 80054d6: 68bb ldr r3, [r7, #8] - 80054d8: 61bb str r3, [r7, #24] - 80054da: e003 b.n 80054e4 + 800557a: 68bb ldr r3, [r7, #8] + 800557c: 61bb str r3, [r7, #24] + 800557e: e003 b.n 8005588 } else { pdata8bits = pData; - 80054dc: 68bb ldr r3, [r7, #8] - 80054de: 61fb str r3, [r7, #28] + 8005580: 68bb ldr r3, [r7, #8] + 8005582: 61fb str r3, [r7, #28] pdata16bits = NULL; - 80054e0: 2300 movs r3, #0 - 80054e2: 61bb str r3, [r7, #24] + 8005584: 2300 movs r3, #0 + 8005586: 61bb str r3, [r7, #24] } while (huart->TxXferCount > 0U) - 80054e4: e02e b.n 8005544 + 8005588: e02e b.n 80055e8 { if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) - 80054e6: 683b ldr r3, [r7, #0] - 80054e8: 9300 str r3, [sp, #0] - 80054ea: 697b ldr r3, [r7, #20] - 80054ec: 2200 movs r2, #0 - 80054ee: 2180 movs r1, #128 @ 0x80 - 80054f0: 68f8 ldr r0, [r7, #12] - 80054f2: f000 fb01 bl 8005af8 - 80054f6: 4603 mov r3, r0 - 80054f8: 2b00 cmp r3, #0 - 80054fa: d005 beq.n 8005508 + 800558a: 683b ldr r3, [r7, #0] + 800558c: 9300 str r3, [sp, #0] + 800558e: 697b ldr r3, [r7, #20] + 8005590: 2200 movs r2, #0 + 8005592: 2180 movs r1, #128 @ 0x80 + 8005594: 68f8 ldr r0, [r7, #12] + 8005596: f000 fb01 bl 8005b9c + 800559a: 4603 mov r3, r0 + 800559c: 2b00 cmp r3, #0 + 800559e: d005 beq.n 80055ac { huart->gState = HAL_UART_STATE_READY; - 80054fc: 68fb ldr r3, [r7, #12] - 80054fe: 2220 movs r2, #32 - 8005500: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 80055a0: 68fb ldr r3, [r7, #12] + 80055a2: 2220 movs r2, #32 + 80055a4: f883 2041 strb.w r2, [r3, #65] @ 0x41 return HAL_TIMEOUT; - 8005504: 2303 movs r3, #3 - 8005506: e03a b.n 800557e + 80055a8: 2303 movs r3, #3 + 80055aa: e03a b.n 8005622 } if (pdata8bits == NULL) - 8005508: 69fb ldr r3, [r7, #28] - 800550a: 2b00 cmp r3, #0 - 800550c: d10b bne.n 8005526 + 80055ac: 69fb ldr r3, [r7, #28] + 80055ae: 2b00 cmp r3, #0 + 80055b0: d10b bne.n 80055ca { huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU); - 800550e: 69bb ldr r3, [r7, #24] - 8005510: 881b ldrh r3, [r3, #0] - 8005512: 461a mov r2, r3 - 8005514: 68fb ldr r3, [r7, #12] - 8005516: 681b ldr r3, [r3, #0] - 8005518: f3c2 0208 ubfx r2, r2, #0, #9 - 800551c: 605a str r2, [r3, #4] + 80055b2: 69bb ldr r3, [r7, #24] + 80055b4: 881b ldrh r3, [r3, #0] + 80055b6: 461a mov r2, r3 + 80055b8: 68fb ldr r3, [r7, #12] + 80055ba: 681b ldr r3, [r3, #0] + 80055bc: f3c2 0208 ubfx r2, r2, #0, #9 + 80055c0: 605a str r2, [r3, #4] pdata16bits++; - 800551e: 69bb ldr r3, [r7, #24] - 8005520: 3302 adds r3, #2 - 8005522: 61bb str r3, [r7, #24] - 8005524: e007 b.n 8005536 + 80055c2: 69bb ldr r3, [r7, #24] + 80055c4: 3302 adds r3, #2 + 80055c6: 61bb str r3, [r7, #24] + 80055c8: e007 b.n 80055da } else { huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU); - 8005526: 69fb ldr r3, [r7, #28] - 8005528: 781a ldrb r2, [r3, #0] - 800552a: 68fb ldr r3, [r7, #12] - 800552c: 681b ldr r3, [r3, #0] - 800552e: 605a str r2, [r3, #4] + 80055ca: 69fb ldr r3, [r7, #28] + 80055cc: 781a ldrb r2, [r3, #0] + 80055ce: 68fb ldr r3, [r7, #12] + 80055d0: 681b ldr r3, [r3, #0] + 80055d2: 605a str r2, [r3, #4] pdata8bits++; - 8005530: 69fb ldr r3, [r7, #28] - 8005532: 3301 adds r3, #1 - 8005534: 61fb str r3, [r7, #28] + 80055d4: 69fb ldr r3, [r7, #28] + 80055d6: 3301 adds r3, #1 + 80055d8: 61fb str r3, [r7, #28] } huart->TxXferCount--; - 8005536: 68fb ldr r3, [r7, #12] - 8005538: 8cdb ldrh r3, [r3, #38] @ 0x26 - 800553a: b29b uxth r3, r3 - 800553c: 3b01 subs r3, #1 - 800553e: b29a uxth r2, r3 - 8005540: 68fb ldr r3, [r7, #12] - 8005542: 84da strh r2, [r3, #38] @ 0x26 + 80055da: 68fb ldr r3, [r7, #12] + 80055dc: 8cdb ldrh r3, [r3, #38] @ 0x26 + 80055de: b29b uxth r3, r3 + 80055e0: 3b01 subs r3, #1 + 80055e2: b29a uxth r2, r3 + 80055e4: 68fb ldr r3, [r7, #12] + 80055e6: 84da strh r2, [r3, #38] @ 0x26 while (huart->TxXferCount > 0U) - 8005544: 68fb ldr r3, [r7, #12] - 8005546: 8cdb ldrh r3, [r3, #38] @ 0x26 - 8005548: b29b uxth r3, r3 - 800554a: 2b00 cmp r3, #0 - 800554c: d1cb bne.n 80054e6 + 80055e8: 68fb ldr r3, [r7, #12] + 80055ea: 8cdb ldrh r3, [r3, #38] @ 0x26 + 80055ec: b29b uxth r3, r3 + 80055ee: 2b00 cmp r3, #0 + 80055f0: d1cb bne.n 800558a } if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK) - 800554e: 683b ldr r3, [r7, #0] - 8005550: 9300 str r3, [sp, #0] - 8005552: 697b ldr r3, [r7, #20] - 8005554: 2200 movs r2, #0 - 8005556: 2140 movs r1, #64 @ 0x40 - 8005558: 68f8 ldr r0, [r7, #12] - 800555a: f000 facd bl 8005af8 - 800555e: 4603 mov r3, r0 - 8005560: 2b00 cmp r3, #0 - 8005562: d005 beq.n 8005570 + 80055f2: 683b ldr r3, [r7, #0] + 80055f4: 9300 str r3, [sp, #0] + 80055f6: 697b ldr r3, [r7, #20] + 80055f8: 2200 movs r2, #0 + 80055fa: 2140 movs r1, #64 @ 0x40 + 80055fc: 68f8 ldr r0, [r7, #12] + 80055fe: f000 facd bl 8005b9c + 8005602: 4603 mov r3, r0 + 8005604: 2b00 cmp r3, #0 + 8005606: d005 beq.n 8005614 { huart->gState = HAL_UART_STATE_READY; - 8005564: 68fb ldr r3, [r7, #12] - 8005566: 2220 movs r2, #32 - 8005568: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 8005608: 68fb ldr r3, [r7, #12] + 800560a: 2220 movs r2, #32 + 800560c: f883 2041 strb.w r2, [r3, #65] @ 0x41 return HAL_TIMEOUT; - 800556c: 2303 movs r3, #3 - 800556e: e006 b.n 800557e + 8005610: 2303 movs r3, #3 + 8005612: e006 b.n 8005622 } /* At end of Tx process, restore huart->gState to Ready */ huart->gState = HAL_UART_STATE_READY; - 8005570: 68fb ldr r3, [r7, #12] - 8005572: 2220 movs r2, #32 - 8005574: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 8005614: 68fb ldr r3, [r7, #12] + 8005616: 2220 movs r2, #32 + 8005618: f883 2041 strb.w r2, [r3, #65] @ 0x41 return HAL_OK; - 8005578: 2300 movs r3, #0 - 800557a: e000 b.n 800557e + 800561c: 2300 movs r3, #0 + 800561e: e000 b.n 8005622 } else { return HAL_BUSY; - 800557c: 2302 movs r3, #2 + 8005620: 2302 movs r3, #2 } } - 800557e: 4618 mov r0, r3 - 8005580: 3720 adds r7, #32 - 8005582: 46bd mov sp, r7 - 8005584: bd80 pop {r7, pc} + 8005622: 4618 mov r0, r3 + 8005624: 3720 adds r7, #32 + 8005626: 46bd mov sp, r7 + 8005628: bd80 pop {r7, pc} ... -08005588 : +0800562c : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval None */ void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) { - 8005588: b580 push {r7, lr} - 800558a: b0ba sub sp, #232 @ 0xe8 - 800558c: af00 add r7, sp, #0 - 800558e: 6078 str r0, [r7, #4] + 800562c: b580 push {r7, lr} + 800562e: b0ba sub sp, #232 @ 0xe8 + 8005630: af00 add r7, sp, #0 + 8005632: 6078 str r0, [r7, #4] uint32_t isrflags = READ_REG(huart->Instance->SR); - 8005590: 687b ldr r3, [r7, #4] - 8005592: 681b ldr r3, [r3, #0] - 8005594: 681b ldr r3, [r3, #0] - 8005596: f8c7 30e4 str.w r3, [r7, #228] @ 0xe4 + 8005634: 687b ldr r3, [r7, #4] + 8005636: 681b ldr r3, [r3, #0] + 8005638: 681b ldr r3, [r3, #0] + 800563a: f8c7 30e4 str.w r3, [r7, #228] @ 0xe4 uint32_t cr1its = READ_REG(huart->Instance->CR1); - 800559a: 687b ldr r3, [r7, #4] - 800559c: 681b ldr r3, [r3, #0] - 800559e: 68db ldr r3, [r3, #12] - 80055a0: f8c7 30e0 str.w r3, [r7, #224] @ 0xe0 + 800563e: 687b ldr r3, [r7, #4] + 8005640: 681b ldr r3, [r3, #0] + 8005642: 68db ldr r3, [r3, #12] + 8005644: f8c7 30e0 str.w r3, [r7, #224] @ 0xe0 uint32_t cr3its = READ_REG(huart->Instance->CR3); - 80055a4: 687b ldr r3, [r7, #4] - 80055a6: 681b ldr r3, [r3, #0] - 80055a8: 695b ldr r3, [r3, #20] - 80055aa: f8c7 30dc str.w r3, [r7, #220] @ 0xdc + 8005648: 687b ldr r3, [r7, #4] + 800564a: 681b ldr r3, [r3, #0] + 800564c: 695b ldr r3, [r3, #20] + 800564e: f8c7 30dc str.w r3, [r7, #220] @ 0xdc uint32_t errorflags = 0x00U; - 80055ae: 2300 movs r3, #0 - 80055b0: f8c7 30d8 str.w r3, [r7, #216] @ 0xd8 + 8005652: 2300 movs r3, #0 + 8005654: f8c7 30d8 str.w r3, [r7, #216] @ 0xd8 uint32_t dmarequest = 0x00U; - 80055b4: 2300 movs r3, #0 - 80055b6: f8c7 30d4 str.w r3, [r7, #212] @ 0xd4 + 8005658: 2300 movs r3, #0 + 800565a: f8c7 30d4 str.w r3, [r7, #212] @ 0xd4 /* If no error occurs */ errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE)); - 80055ba: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 80055be: f003 030f and.w r3, r3, #15 - 80055c2: f8c7 30d8 str.w r3, [r7, #216] @ 0xd8 + 800565e: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005662: f003 030f and.w r3, r3, #15 + 8005666: f8c7 30d8 str.w r3, [r7, #216] @ 0xd8 if (errorflags == RESET) - 80055c6: f8d7 30d8 ldr.w r3, [r7, #216] @ 0xd8 - 80055ca: 2b00 cmp r3, #0 - 80055cc: d10f bne.n 80055ee + 800566a: f8d7 30d8 ldr.w r3, [r7, #216] @ 0xd8 + 800566e: 2b00 cmp r3, #0 + 8005670: d10f bne.n 8005692 { /* UART in mode Receiver -------------------------------------------------*/ if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET)) - 80055ce: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 80055d2: f003 0320 and.w r3, r3, #32 - 80055d6: 2b00 cmp r3, #0 - 80055d8: d009 beq.n 80055ee - 80055da: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 80055de: f003 0320 and.w r3, r3, #32 - 80055e2: 2b00 cmp r3, #0 - 80055e4: d003 beq.n 80055ee + 8005672: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005676: f003 0320 and.w r3, r3, #32 + 800567a: 2b00 cmp r3, #0 + 800567c: d009 beq.n 8005692 + 800567e: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 8005682: f003 0320 and.w r3, r3, #32 + 8005686: 2b00 cmp r3, #0 + 8005688: d003 beq.n 8005692 { UART_Receive_IT(huart); - 80055e6: 6878 ldr r0, [r7, #4] - 80055e8: f000 fbbc bl 8005d64 + 800568a: 6878 ldr r0, [r7, #4] + 800568c: f000 fbbc bl 8005e08 return; - 80055ec: e25b b.n 8005aa6 + 8005690: e25b b.n 8005b4a } } /* If some errors occur */ if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) - 80055ee: f8d7 30d8 ldr.w r3, [r7, #216] @ 0xd8 - 80055f2: 2b00 cmp r3, #0 - 80055f4: f000 80de beq.w 80057b4 - 80055f8: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc - 80055fc: f003 0301 and.w r3, r3, #1 - 8005600: 2b00 cmp r3, #0 - 8005602: d106 bne.n 8005612 + 8005692: f8d7 30d8 ldr.w r3, [r7, #216] @ 0xd8 + 8005696: 2b00 cmp r3, #0 + 8005698: f000 80de beq.w 8005858 + 800569c: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc + 80056a0: f003 0301 and.w r3, r3, #1 + 80056a4: 2b00 cmp r3, #0 + 80056a6: d106 bne.n 80056b6 || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET))) - 8005604: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 8005608: f403 7390 and.w r3, r3, #288 @ 0x120 - 800560c: 2b00 cmp r3, #0 - 800560e: f000 80d1 beq.w 80057b4 + 80056a8: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 80056ac: f403 7390 and.w r3, r3, #288 @ 0x120 + 80056b0: 2b00 cmp r3, #0 + 80056b2: f000 80d1 beq.w 8005858 { /* UART parity error interrupt occurred ----------------------------------*/ if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET)) - 8005612: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 8005616: f003 0301 and.w r3, r3, #1 - 800561a: 2b00 cmp r3, #0 - 800561c: d00b beq.n 8005636 - 800561e: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 8005622: f403 7380 and.w r3, r3, #256 @ 0x100 - 8005626: 2b00 cmp r3, #0 - 8005628: d005 beq.n 8005636 + 80056b6: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 80056ba: f003 0301 and.w r3, r3, #1 + 80056be: 2b00 cmp r3, #0 + 80056c0: d00b beq.n 80056da + 80056c2: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 80056c6: f403 7380 and.w r3, r3, #256 @ 0x100 + 80056ca: 2b00 cmp r3, #0 + 80056cc: d005 beq.n 80056da { huart->ErrorCode |= HAL_UART_ERROR_PE; - 800562a: 687b ldr r3, [r7, #4] - 800562c: 6c5b ldr r3, [r3, #68] @ 0x44 - 800562e: f043 0201 orr.w r2, r3, #1 - 8005632: 687b ldr r3, [r7, #4] - 8005634: 645a str r2, [r3, #68] @ 0x44 + 80056ce: 687b ldr r3, [r7, #4] + 80056d0: 6c5b ldr r3, [r3, #68] @ 0x44 + 80056d2: f043 0201 orr.w r2, r3, #1 + 80056d6: 687b ldr r3, [r7, #4] + 80056d8: 645a str r2, [r3, #68] @ 0x44 } /* UART noise error interrupt occurred -----------------------------------*/ if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) - 8005636: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 800563a: f003 0304 and.w r3, r3, #4 - 800563e: 2b00 cmp r3, #0 - 8005640: d00b beq.n 800565a - 8005642: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc - 8005646: f003 0301 and.w r3, r3, #1 - 800564a: 2b00 cmp r3, #0 - 800564c: d005 beq.n 800565a + 80056da: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 80056de: f003 0304 and.w r3, r3, #4 + 80056e2: 2b00 cmp r3, #0 + 80056e4: d00b beq.n 80056fe + 80056e6: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc + 80056ea: f003 0301 and.w r3, r3, #1 + 80056ee: 2b00 cmp r3, #0 + 80056f0: d005 beq.n 80056fe { huart->ErrorCode |= HAL_UART_ERROR_NE; - 800564e: 687b ldr r3, [r7, #4] - 8005650: 6c5b ldr r3, [r3, #68] @ 0x44 - 8005652: f043 0202 orr.w r2, r3, #2 - 8005656: 687b ldr r3, [r7, #4] - 8005658: 645a str r2, [r3, #68] @ 0x44 + 80056f2: 687b ldr r3, [r7, #4] + 80056f4: 6c5b ldr r3, [r3, #68] @ 0x44 + 80056f6: f043 0202 orr.w r2, r3, #2 + 80056fa: 687b ldr r3, [r7, #4] + 80056fc: 645a str r2, [r3, #68] @ 0x44 } /* UART frame error interrupt occurred -----------------------------------*/ if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) - 800565a: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 800565e: f003 0302 and.w r3, r3, #2 - 8005662: 2b00 cmp r3, #0 - 8005664: d00b beq.n 800567e - 8005666: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc - 800566a: f003 0301 and.w r3, r3, #1 - 800566e: 2b00 cmp r3, #0 - 8005670: d005 beq.n 800567e + 80056fe: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005702: f003 0302 and.w r3, r3, #2 + 8005706: 2b00 cmp r3, #0 + 8005708: d00b beq.n 8005722 + 800570a: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc + 800570e: f003 0301 and.w r3, r3, #1 + 8005712: 2b00 cmp r3, #0 + 8005714: d005 beq.n 8005722 { huart->ErrorCode |= HAL_UART_ERROR_FE; - 8005672: 687b ldr r3, [r7, #4] - 8005674: 6c5b ldr r3, [r3, #68] @ 0x44 - 8005676: f043 0204 orr.w r2, r3, #4 - 800567a: 687b ldr r3, [r7, #4] - 800567c: 645a str r2, [r3, #68] @ 0x44 + 8005716: 687b ldr r3, [r7, #4] + 8005718: 6c5b ldr r3, [r3, #68] @ 0x44 + 800571a: f043 0204 orr.w r2, r3, #4 + 800571e: 687b ldr r3, [r7, #4] + 8005720: 645a str r2, [r3, #68] @ 0x44 } /* UART Over-Run interrupt occurred --------------------------------------*/ if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) - 800567e: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 8005682: f003 0308 and.w r3, r3, #8 - 8005686: 2b00 cmp r3, #0 - 8005688: d011 beq.n 80056ae - 800568a: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 800568e: f003 0320 and.w r3, r3, #32 - 8005692: 2b00 cmp r3, #0 - 8005694: d105 bne.n 80056a2 + 8005722: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005726: f003 0308 and.w r3, r3, #8 + 800572a: 2b00 cmp r3, #0 + 800572c: d011 beq.n 8005752 + 800572e: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 8005732: f003 0320 and.w r3, r3, #32 + 8005736: 2b00 cmp r3, #0 + 8005738: d105 bne.n 8005746 || ((cr3its & USART_CR3_EIE) != RESET))) - 8005696: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc - 800569a: f003 0301 and.w r3, r3, #1 - 800569e: 2b00 cmp r3, #0 - 80056a0: d005 beq.n 80056ae + 800573a: f8d7 30dc ldr.w r3, [r7, #220] @ 0xdc + 800573e: f003 0301 and.w r3, r3, #1 + 8005742: 2b00 cmp r3, #0 + 8005744: d005 beq.n 8005752 { huart->ErrorCode |= HAL_UART_ERROR_ORE; - 80056a2: 687b ldr r3, [r7, #4] - 80056a4: 6c5b ldr r3, [r3, #68] @ 0x44 - 80056a6: f043 0208 orr.w r2, r3, #8 - 80056aa: 687b ldr r3, [r7, #4] - 80056ac: 645a str r2, [r3, #68] @ 0x44 + 8005746: 687b ldr r3, [r7, #4] + 8005748: 6c5b ldr r3, [r3, #68] @ 0x44 + 800574a: f043 0208 orr.w r2, r3, #8 + 800574e: 687b ldr r3, [r7, #4] + 8005750: 645a str r2, [r3, #68] @ 0x44 } /* Call UART Error Call back function if need be --------------------------*/ if (huart->ErrorCode != HAL_UART_ERROR_NONE) - 80056ae: 687b ldr r3, [r7, #4] - 80056b0: 6c5b ldr r3, [r3, #68] @ 0x44 - 80056b2: 2b00 cmp r3, #0 - 80056b4: f000 81f2 beq.w 8005a9c + 8005752: 687b ldr r3, [r7, #4] + 8005754: 6c5b ldr r3, [r3, #68] @ 0x44 + 8005756: 2b00 cmp r3, #0 + 8005758: f000 81f2 beq.w 8005b40 { /* UART in mode Receiver -----------------------------------------------*/ if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET)) - 80056b8: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 80056bc: f003 0320 and.w r3, r3, #32 - 80056c0: 2b00 cmp r3, #0 - 80056c2: d008 beq.n 80056d6 - 80056c4: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 80056c8: f003 0320 and.w r3, r3, #32 - 80056cc: 2b00 cmp r3, #0 - 80056ce: d002 beq.n 80056d6 + 800575c: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005760: f003 0320 and.w r3, r3, #32 + 8005764: 2b00 cmp r3, #0 + 8005766: d008 beq.n 800577a + 8005768: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 800576c: f003 0320 and.w r3, r3, #32 + 8005770: 2b00 cmp r3, #0 + 8005772: d002 beq.n 800577a { UART_Receive_IT(huart); - 80056d0: 6878 ldr r0, [r7, #4] - 80056d2: f000 fb47 bl 8005d64 + 8005774: 6878 ldr r0, [r7, #4] + 8005776: f000 fb47 bl 8005e08 } /* If Overrun error occurs, or if any error occurs in DMA mode reception, consider error as blocking */ dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); - 80056d6: 687b ldr r3, [r7, #4] - 80056d8: 681b ldr r3, [r3, #0] - 80056da: 695b ldr r3, [r3, #20] - 80056dc: f003 0340 and.w r3, r3, #64 @ 0x40 - 80056e0: 2b00 cmp r3, #0 - 80056e2: bf14 ite ne - 80056e4: 2301 movne r3, #1 - 80056e6: 2300 moveq r3, #0 - 80056e8: b2db uxtb r3, r3 - 80056ea: f8c7 30d4 str.w r3, [r7, #212] @ 0xd4 + 800577a: 687b ldr r3, [r7, #4] + 800577c: 681b ldr r3, [r3, #0] + 800577e: 695b ldr r3, [r3, #20] + 8005780: f003 0340 and.w r3, r3, #64 @ 0x40 + 8005784: 2b00 cmp r3, #0 + 8005786: bf14 ite ne + 8005788: 2301 movne r3, #1 + 800578a: 2300 moveq r3, #0 + 800578c: b2db uxtb r3, r3 + 800578e: f8c7 30d4 str.w r3, [r7, #212] @ 0xd4 if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest) - 80056ee: 687b ldr r3, [r7, #4] - 80056f0: 6c5b ldr r3, [r3, #68] @ 0x44 - 80056f2: f003 0308 and.w r3, r3, #8 - 80056f6: 2b00 cmp r3, #0 - 80056f8: d103 bne.n 8005702 - 80056fa: f8d7 30d4 ldr.w r3, [r7, #212] @ 0xd4 - 80056fe: 2b00 cmp r3, #0 - 8005700: d04f beq.n 80057a2 + 8005792: 687b ldr r3, [r7, #4] + 8005794: 6c5b ldr r3, [r3, #68] @ 0x44 + 8005796: f003 0308 and.w r3, r3, #8 + 800579a: 2b00 cmp r3, #0 + 800579c: d103 bne.n 80057a6 + 800579e: f8d7 30d4 ldr.w r3, [r7, #212] @ 0xd4 + 80057a2: 2b00 cmp r3, #0 + 80057a4: d04f beq.n 8005846 { /* Blocking error : transfer is aborted Set the UART state ready to be able to start again the process, Disable Rx Interrupts, and disable Rx DMA request, if ongoing */ UART_EndRxTransfer(huart); - 8005702: 6878 ldr r0, [r7, #4] - 8005704: f000 fa51 bl 8005baa + 80057a6: 6878 ldr r0, [r7, #4] + 80057a8: f000 fa51 bl 8005c4e /* Disable the UART DMA Rx request if enabled */ if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) - 8005708: 687b ldr r3, [r7, #4] - 800570a: 681b ldr r3, [r3, #0] - 800570c: 695b ldr r3, [r3, #20] - 800570e: f003 0340 and.w r3, r3, #64 @ 0x40 - 8005712: 2b00 cmp r3, #0 - 8005714: d041 beq.n 800579a + 80057ac: 687b ldr r3, [r7, #4] + 80057ae: 681b ldr r3, [r3, #0] + 80057b0: 695b ldr r3, [r3, #20] + 80057b2: f003 0340 and.w r3, r3, #64 @ 0x40 + 80057b6: 2b00 cmp r3, #0 + 80057b8: d041 beq.n 800583e { ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); - 8005716: 687b ldr r3, [r7, #4] - 8005718: 681b ldr r3, [r3, #0] - 800571a: 3314 adds r3, #20 - 800571c: f8c7 309c str.w r3, [r7, #156] @ 0x9c + 80057ba: 687b ldr r3, [r7, #4] + 80057bc: 681b ldr r3, [r3, #0] + 80057be: 3314 adds r3, #20 + 80057c0: f8c7 309c str.w r3, [r7, #156] @ 0x9c */ __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) { uint32_t result; __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 8005720: f8d7 309c ldr.w r3, [r7, #156] @ 0x9c - 8005724: e853 3f00 ldrex r3, [r3] - 8005728: f8c7 3098 str.w r3, [r7, #152] @ 0x98 + 80057c4: f8d7 309c ldr.w r3, [r7, #156] @ 0x9c + 80057c8: e853 3f00 ldrex r3, [r3] + 80057cc: f8c7 3098 str.w r3, [r7, #152] @ 0x98 return(result); - 800572c: f8d7 3098 ldr.w r3, [r7, #152] @ 0x98 - 8005730: f023 0340 bic.w r3, r3, #64 @ 0x40 - 8005734: f8c7 30d0 str.w r3, [r7, #208] @ 0xd0 - 8005738: 687b ldr r3, [r7, #4] - 800573a: 681b ldr r3, [r3, #0] - 800573c: 3314 adds r3, #20 - 800573e: f8d7 20d0 ldr.w r2, [r7, #208] @ 0xd0 - 8005742: f8c7 20a8 str.w r2, [r7, #168] @ 0xa8 - 8005746: f8c7 30a4 str.w r3, [r7, #164] @ 0xa4 + 80057d0: f8d7 3098 ldr.w r3, [r7, #152] @ 0x98 + 80057d4: f023 0340 bic.w r3, r3, #64 @ 0x40 + 80057d8: f8c7 30d0 str.w r3, [r7, #208] @ 0xd0 + 80057dc: 687b ldr r3, [r7, #4] + 80057de: 681b ldr r3, [r3, #0] + 80057e0: 3314 adds r3, #20 + 80057e2: f8d7 20d0 ldr.w r2, [r7, #208] @ 0xd0 + 80057e6: f8c7 20a8 str.w r2, [r7, #168] @ 0xa8 + 80057ea: f8c7 30a4 str.w r3, [r7, #164] @ 0xa4 */ __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) { uint32_t result; __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 800574a: f8d7 10a4 ldr.w r1, [r7, #164] @ 0xa4 - 800574e: f8d7 20a8 ldr.w r2, [r7, #168] @ 0xa8 - 8005752: e841 2300 strex r3, r2, [r1] - 8005756: f8c7 30a0 str.w r3, [r7, #160] @ 0xa0 + 80057ee: f8d7 10a4 ldr.w r1, [r7, #164] @ 0xa4 + 80057f2: f8d7 20a8 ldr.w r2, [r7, #168] @ 0xa8 + 80057f6: e841 2300 strex r3, r2, [r1] + 80057fa: f8c7 30a0 str.w r3, [r7, #160] @ 0xa0 return(result); - 800575a: f8d7 30a0 ldr.w r3, [r7, #160] @ 0xa0 - 800575e: 2b00 cmp r3, #0 - 8005760: d1d9 bne.n 8005716 + 80057fe: f8d7 30a0 ldr.w r3, [r7, #160] @ 0xa0 + 8005802: 2b00 cmp r3, #0 + 8005804: d1d9 bne.n 80057ba /* Abort the UART DMA Rx channel */ if (huart->hdmarx != NULL) - 8005762: 687b ldr r3, [r7, #4] - 8005764: 6bdb ldr r3, [r3, #60] @ 0x3c - 8005766: 2b00 cmp r3, #0 - 8005768: d013 beq.n 8005792 + 8005806: 687b ldr r3, [r7, #4] + 8005808: 6bdb ldr r3, [r3, #60] @ 0x3c + 800580a: 2b00 cmp r3, #0 + 800580c: d013 beq.n 8005836 { /* Set the UART DMA Abort callback : will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */ huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError; - 800576a: 687b ldr r3, [r7, #4] - 800576c: 6bdb ldr r3, [r3, #60] @ 0x3c - 800576e: 4a7e ldr r2, [pc, #504] @ (8005968 ) - 8005770: 635a str r2, [r3, #52] @ 0x34 + 800580e: 687b ldr r3, [r7, #4] + 8005810: 6bdb ldr r3, [r3, #60] @ 0x3c + 8005812: 4a7e ldr r2, [pc, #504] @ (8005a0c ) + 8005814: 635a str r2, [r3, #52] @ 0x34 if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) - 8005772: 687b ldr r3, [r7, #4] - 8005774: 6bdb ldr r3, [r3, #60] @ 0x3c - 8005776: 4618 mov r0, r3 - 8005778: f7fd faf8 bl 8002d6c - 800577c: 4603 mov r3, r0 - 800577e: 2b00 cmp r3, #0 - 8005780: d016 beq.n 80057b0 + 8005816: 687b ldr r3, [r7, #4] + 8005818: 6bdb ldr r3, [r3, #60] @ 0x3c + 800581a: 4618 mov r0, r3 + 800581c: f7fd faf8 bl 8002e10 + 8005820: 4603 mov r3, r0 + 8005822: 2b00 cmp r3, #0 + 8005824: d016 beq.n 8005854 { /* Call Directly XferAbortCallback function in case of error */ huart->hdmarx->XferAbortCallback(huart->hdmarx); - 8005782: 687b ldr r3, [r7, #4] - 8005784: 6bdb ldr r3, [r3, #60] @ 0x3c - 8005786: 6b5b ldr r3, [r3, #52] @ 0x34 - 8005788: 687a ldr r2, [r7, #4] - 800578a: 6bd2 ldr r2, [r2, #60] @ 0x3c - 800578c: 4610 mov r0, r2 - 800578e: 4798 blx r3 + 8005826: 687b ldr r3, [r7, #4] + 8005828: 6bdb ldr r3, [r3, #60] @ 0x3c + 800582a: 6b5b ldr r3, [r3, #52] @ 0x34 + 800582c: 687a ldr r2, [r7, #4] + 800582e: 6bd2 ldr r2, [r2, #60] @ 0x3c + 8005830: 4610 mov r0, r2 + 8005832: 4798 blx r3 if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) - 8005790: e00e b.n 80057b0 + 8005834: e00e b.n 8005854 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered error callback*/ huart->ErrorCallback(huart); #else /*Call legacy weak error callback*/ HAL_UART_ErrorCallback(huart); - 8005792: 6878 ldr r0, [r7, #4] - 8005794: f000 f99c bl 8005ad0 + 8005836: 6878 ldr r0, [r7, #4] + 8005838: f000 f99c bl 8005b74 if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) - 8005798: e00a b.n 80057b0 + 800583c: e00a b.n 8005854 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered error callback*/ huart->ErrorCallback(huart); #else /*Call legacy weak error callback*/ HAL_UART_ErrorCallback(huart); - 800579a: 6878 ldr r0, [r7, #4] - 800579c: f000 f998 bl 8005ad0 + 800583e: 6878 ldr r0, [r7, #4] + 8005840: f000 f998 bl 8005b74 if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) - 80057a0: e006 b.n 80057b0 + 8005844: e006 b.n 8005854 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered error callback*/ huart->ErrorCallback(huart); #else /*Call legacy weak error callback*/ HAL_UART_ErrorCallback(huart); - 80057a2: 6878 ldr r0, [r7, #4] - 80057a4: f000 f994 bl 8005ad0 + 8005846: 6878 ldr r0, [r7, #4] + 8005848: f000 f994 bl 8005b74 #endif /* USE_HAL_UART_REGISTER_CALLBACKS */ huart->ErrorCode = HAL_UART_ERROR_NONE; - 80057a8: 687b ldr r3, [r7, #4] - 80057aa: 2200 movs r2, #0 - 80057ac: 645a str r2, [r3, #68] @ 0x44 + 800584c: 687b ldr r3, [r7, #4] + 800584e: 2200 movs r2, #0 + 8005850: 645a str r2, [r3, #68] @ 0x44 } } return; - 80057ae: e175 b.n 8005a9c + 8005852: e175 b.n 8005b40 if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) - 80057b0: bf00 nop + 8005854: bf00 nop return; - 80057b2: e173 b.n 8005a9c + 8005856: e173 b.n 8005b40 } /* End if some error occurs */ /* Check current reception Mode : If Reception till IDLE event has been selected : */ if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) - 80057b4: 687b ldr r3, [r7, #4] - 80057b6: 6b1b ldr r3, [r3, #48] @ 0x30 - 80057b8: 2b01 cmp r3, #1 - 80057ba: f040 814f bne.w 8005a5c + 8005858: 687b ldr r3, [r7, #4] + 800585a: 6b1b ldr r3, [r3, #48] @ 0x30 + 800585c: 2b01 cmp r3, #1 + 800585e: f040 814f bne.w 8005b00 && ((isrflags & USART_SR_IDLE) != 0U) - 80057be: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 80057c2: f003 0310 and.w r3, r3, #16 - 80057c6: 2b00 cmp r3, #0 - 80057c8: f000 8148 beq.w 8005a5c + 8005862: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005866: f003 0310 and.w r3, r3, #16 + 800586a: 2b00 cmp r3, #0 + 800586c: f000 8148 beq.w 8005b00 && ((cr1its & USART_SR_IDLE) != 0U)) - 80057cc: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 80057d0: f003 0310 and.w r3, r3, #16 - 80057d4: 2b00 cmp r3, #0 - 80057d6: f000 8141 beq.w 8005a5c + 8005870: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 8005874: f003 0310 and.w r3, r3, #16 + 8005878: 2b00 cmp r3, #0 + 800587a: f000 8141 beq.w 8005b00 { __HAL_UART_CLEAR_IDLEFLAG(huart); - 80057da: 2300 movs r3, #0 - 80057dc: 60bb str r3, [r7, #8] - 80057de: 687b ldr r3, [r7, #4] - 80057e0: 681b ldr r3, [r3, #0] - 80057e2: 681b ldr r3, [r3, #0] - 80057e4: 60bb str r3, [r7, #8] - 80057e6: 687b ldr r3, [r7, #4] - 80057e8: 681b ldr r3, [r3, #0] - 80057ea: 685b ldr r3, [r3, #4] - 80057ec: 60bb str r3, [r7, #8] - 80057ee: 68bb ldr r3, [r7, #8] + 800587e: 2300 movs r3, #0 + 8005880: 60bb str r3, [r7, #8] + 8005882: 687b ldr r3, [r7, #4] + 8005884: 681b ldr r3, [r3, #0] + 8005886: 681b ldr r3, [r3, #0] + 8005888: 60bb str r3, [r7, #8] + 800588a: 687b ldr r3, [r7, #4] + 800588c: 681b ldr r3, [r3, #0] + 800588e: 685b ldr r3, [r3, #4] + 8005890: 60bb str r3, [r7, #8] + 8005892: 68bb ldr r3, [r7, #8] /* Check if DMA mode is enabled in UART */ if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) - 80057f0: 687b ldr r3, [r7, #4] - 80057f2: 681b ldr r3, [r3, #0] - 80057f4: 695b ldr r3, [r3, #20] - 80057f6: f003 0340 and.w r3, r3, #64 @ 0x40 - 80057fa: 2b00 cmp r3, #0 - 80057fc: f000 80b6 beq.w 800596c + 8005894: 687b ldr r3, [r7, #4] + 8005896: 681b ldr r3, [r3, #0] + 8005898: 695b ldr r3, [r3, #20] + 800589a: f003 0340 and.w r3, r3, #64 @ 0x40 + 800589e: 2b00 cmp r3, #0 + 80058a0: f000 80b6 beq.w 8005a10 { /* DMA mode enabled */ /* Check received length : If all expected data are received, do nothing, (DMA cplt callback will be called). Otherwise, if at least one data has already been received, IDLE event is to be notified to user */ uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx); - 8005800: 687b ldr r3, [r7, #4] - 8005802: 6bdb ldr r3, [r3, #60] @ 0x3c - 8005804: 681b ldr r3, [r3, #0] - 8005806: 685b ldr r3, [r3, #4] - 8005808: f8a7 30be strh.w r3, [r7, #190] @ 0xbe + 80058a4: 687b ldr r3, [r7, #4] + 80058a6: 6bdb ldr r3, [r3, #60] @ 0x3c + 80058a8: 681b ldr r3, [r3, #0] + 80058aa: 685b ldr r3, [r3, #4] + 80058ac: f8a7 30be strh.w r3, [r7, #190] @ 0xbe if ((nb_remaining_rx_data > 0U) - 800580c: f8b7 30be ldrh.w r3, [r7, #190] @ 0xbe - 8005810: 2b00 cmp r3, #0 - 8005812: f000 8145 beq.w 8005aa0 + 80058b0: f8b7 30be ldrh.w r3, [r7, #190] @ 0xbe + 80058b4: 2b00 cmp r3, #0 + 80058b6: f000 8145 beq.w 8005b44 && (nb_remaining_rx_data < huart->RxXferSize)) - 8005816: 687b ldr r3, [r7, #4] - 8005818: 8d9b ldrh r3, [r3, #44] @ 0x2c - 800581a: f8b7 20be ldrh.w r2, [r7, #190] @ 0xbe - 800581e: 429a cmp r2, r3 - 8005820: f080 813e bcs.w 8005aa0 + 80058ba: 687b ldr r3, [r7, #4] + 80058bc: 8d9b ldrh r3, [r3, #44] @ 0x2c + 80058be: f8b7 20be ldrh.w r2, [r7, #190] @ 0xbe + 80058c2: 429a cmp r2, r3 + 80058c4: f080 813e bcs.w 8005b44 { /* Reception is not complete */ huart->RxXferCount = nb_remaining_rx_data; - 8005824: 687b ldr r3, [r7, #4] - 8005826: f8b7 20be ldrh.w r2, [r7, #190] @ 0xbe - 800582a: 85da strh r2, [r3, #46] @ 0x2e + 80058c8: 687b ldr r3, [r7, #4] + 80058ca: f8b7 20be ldrh.w r2, [r7, #190] @ 0xbe + 80058ce: 85da strh r2, [r3, #46] @ 0x2e /* In Normal mode, end DMA xfer and HAL UART Rx process*/ if (huart->hdmarx->Init.Mode != DMA_CIRCULAR) - 800582c: 687b ldr r3, [r7, #4] - 800582e: 6bdb ldr r3, [r3, #60] @ 0x3c - 8005830: 699b ldr r3, [r3, #24] - 8005832: 2b20 cmp r3, #32 - 8005834: f000 8088 beq.w 8005948 + 80058d0: 687b ldr r3, [r7, #4] + 80058d2: 6bdb ldr r3, [r3, #60] @ 0x3c + 80058d4: 699b ldr r3, [r3, #24] + 80058d6: 2b20 cmp r3, #32 + 80058d8: f000 8088 beq.w 80059ec { /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE); - 8005838: 687b ldr r3, [r7, #4] - 800583a: 681b ldr r3, [r3, #0] - 800583c: 330c adds r3, #12 - 800583e: f8c7 3088 str.w r3, [r7, #136] @ 0x88 + 80058dc: 687b ldr r3, [r7, #4] + 80058de: 681b ldr r3, [r3, #0] + 80058e0: 330c adds r3, #12 + 80058e2: f8c7 3088 str.w r3, [r7, #136] @ 0x88 __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 8005842: f8d7 3088 ldr.w r3, [r7, #136] @ 0x88 - 8005846: e853 3f00 ldrex r3, [r3] - 800584a: f8c7 3084 str.w r3, [r7, #132] @ 0x84 + 80058e6: f8d7 3088 ldr.w r3, [r7, #136] @ 0x88 + 80058ea: e853 3f00 ldrex r3, [r3] + 80058ee: f8c7 3084 str.w r3, [r7, #132] @ 0x84 return(result); - 800584e: f8d7 3084 ldr.w r3, [r7, #132] @ 0x84 - 8005852: f423 7380 bic.w r3, r3, #256 @ 0x100 - 8005856: f8c7 30b8 str.w r3, [r7, #184] @ 0xb8 - 800585a: 687b ldr r3, [r7, #4] - 800585c: 681b ldr r3, [r3, #0] - 800585e: 330c adds r3, #12 - 8005860: f8d7 20b8 ldr.w r2, [r7, #184] @ 0xb8 - 8005864: f8c7 2094 str.w r2, [r7, #148] @ 0x94 - 8005868: f8c7 3090 str.w r3, [r7, #144] @ 0x90 + 80058f2: f8d7 3084 ldr.w r3, [r7, #132] @ 0x84 + 80058f6: f423 7380 bic.w r3, r3, #256 @ 0x100 + 80058fa: f8c7 30b8 str.w r3, [r7, #184] @ 0xb8 + 80058fe: 687b ldr r3, [r7, #4] + 8005900: 681b ldr r3, [r3, #0] + 8005902: 330c adds r3, #12 + 8005904: f8d7 20b8 ldr.w r2, [r7, #184] @ 0xb8 + 8005908: f8c7 2094 str.w r2, [r7, #148] @ 0x94 + 800590c: f8c7 3090 str.w r3, [r7, #144] @ 0x90 __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 800586c: f8d7 1090 ldr.w r1, [r7, #144] @ 0x90 - 8005870: f8d7 2094 ldr.w r2, [r7, #148] @ 0x94 - 8005874: e841 2300 strex r3, r2, [r1] - 8005878: f8c7 308c str.w r3, [r7, #140] @ 0x8c + 8005910: f8d7 1090 ldr.w r1, [r7, #144] @ 0x90 + 8005914: f8d7 2094 ldr.w r2, [r7, #148] @ 0x94 + 8005918: e841 2300 strex r3, r2, [r1] + 800591c: f8c7 308c str.w r3, [r7, #140] @ 0x8c return(result); - 800587c: f8d7 308c ldr.w r3, [r7, #140] @ 0x8c - 8005880: 2b00 cmp r3, #0 - 8005882: d1d9 bne.n 8005838 + 8005920: f8d7 308c ldr.w r3, [r7, #140] @ 0x8c + 8005924: 2b00 cmp r3, #0 + 8005926: d1d9 bne.n 80058dc ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); - 8005884: 687b ldr r3, [r7, #4] - 8005886: 681b ldr r3, [r3, #0] - 8005888: 3314 adds r3, #20 - 800588a: 677b str r3, [r7, #116] @ 0x74 + 8005928: 687b ldr r3, [r7, #4] + 800592a: 681b ldr r3, [r3, #0] + 800592c: 3314 adds r3, #20 + 800592e: 677b str r3, [r7, #116] @ 0x74 __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 800588c: 6f7b ldr r3, [r7, #116] @ 0x74 - 800588e: e853 3f00 ldrex r3, [r3] - 8005892: 673b str r3, [r7, #112] @ 0x70 + 8005930: 6f7b ldr r3, [r7, #116] @ 0x74 + 8005932: e853 3f00 ldrex r3, [r3] + 8005936: 673b str r3, [r7, #112] @ 0x70 return(result); - 8005894: 6f3b ldr r3, [r7, #112] @ 0x70 - 8005896: f023 0301 bic.w r3, r3, #1 - 800589a: f8c7 30b4 str.w r3, [r7, #180] @ 0xb4 - 800589e: 687b ldr r3, [r7, #4] - 80058a0: 681b ldr r3, [r3, #0] - 80058a2: 3314 adds r3, #20 - 80058a4: f8d7 20b4 ldr.w r2, [r7, #180] @ 0xb4 - 80058a8: f8c7 2080 str.w r2, [r7, #128] @ 0x80 - 80058ac: 67fb str r3, [r7, #124] @ 0x7c + 8005938: 6f3b ldr r3, [r7, #112] @ 0x70 + 800593a: f023 0301 bic.w r3, r3, #1 + 800593e: f8c7 30b4 str.w r3, [r7, #180] @ 0xb4 + 8005942: 687b ldr r3, [r7, #4] + 8005944: 681b ldr r3, [r3, #0] + 8005946: 3314 adds r3, #20 + 8005948: f8d7 20b4 ldr.w r2, [r7, #180] @ 0xb4 + 800594c: f8c7 2080 str.w r2, [r7, #128] @ 0x80 + 8005950: 67fb str r3, [r7, #124] @ 0x7c __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 80058ae: 6ff9 ldr r1, [r7, #124] @ 0x7c - 80058b0: f8d7 2080 ldr.w r2, [r7, #128] @ 0x80 - 80058b4: e841 2300 strex r3, r2, [r1] - 80058b8: 67bb str r3, [r7, #120] @ 0x78 + 8005952: 6ff9 ldr r1, [r7, #124] @ 0x7c + 8005954: f8d7 2080 ldr.w r2, [r7, #128] @ 0x80 + 8005958: e841 2300 strex r3, r2, [r1] + 800595c: 67bb str r3, [r7, #120] @ 0x78 return(result); - 80058ba: 6fbb ldr r3, [r7, #120] @ 0x78 - 80058bc: 2b00 cmp r3, #0 - 80058be: d1e1 bne.n 8005884 + 800595e: 6fbb ldr r3, [r7, #120] @ 0x78 + 8005960: 2b00 cmp r3, #0 + 8005962: d1e1 bne.n 8005928 /* Disable the DMA transfer for the receiver request by resetting the DMAR bit in the UART CR3 register */ ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); - 80058c0: 687b ldr r3, [r7, #4] - 80058c2: 681b ldr r3, [r3, #0] - 80058c4: 3314 adds r3, #20 - 80058c6: 663b str r3, [r7, #96] @ 0x60 + 8005964: 687b ldr r3, [r7, #4] + 8005966: 681b ldr r3, [r3, #0] + 8005968: 3314 adds r3, #20 + 800596a: 663b str r3, [r7, #96] @ 0x60 __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 80058c8: 6e3b ldr r3, [r7, #96] @ 0x60 - 80058ca: e853 3f00 ldrex r3, [r3] - 80058ce: 65fb str r3, [r7, #92] @ 0x5c + 800596c: 6e3b ldr r3, [r7, #96] @ 0x60 + 800596e: e853 3f00 ldrex r3, [r3] + 8005972: 65fb str r3, [r7, #92] @ 0x5c return(result); - 80058d0: 6dfb ldr r3, [r7, #92] @ 0x5c - 80058d2: f023 0340 bic.w r3, r3, #64 @ 0x40 - 80058d6: f8c7 30b0 str.w r3, [r7, #176] @ 0xb0 - 80058da: 687b ldr r3, [r7, #4] - 80058dc: 681b ldr r3, [r3, #0] - 80058de: 3314 adds r3, #20 - 80058e0: f8d7 20b0 ldr.w r2, [r7, #176] @ 0xb0 - 80058e4: 66fa str r2, [r7, #108] @ 0x6c - 80058e6: 66bb str r3, [r7, #104] @ 0x68 + 8005974: 6dfb ldr r3, [r7, #92] @ 0x5c + 8005976: f023 0340 bic.w r3, r3, #64 @ 0x40 + 800597a: f8c7 30b0 str.w r3, [r7, #176] @ 0xb0 + 800597e: 687b ldr r3, [r7, #4] + 8005980: 681b ldr r3, [r3, #0] + 8005982: 3314 adds r3, #20 + 8005984: f8d7 20b0 ldr.w r2, [r7, #176] @ 0xb0 + 8005988: 66fa str r2, [r7, #108] @ 0x6c + 800598a: 66bb str r3, [r7, #104] @ 0x68 __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 80058e8: 6eb9 ldr r1, [r7, #104] @ 0x68 - 80058ea: 6efa ldr r2, [r7, #108] @ 0x6c - 80058ec: e841 2300 strex r3, r2, [r1] - 80058f0: 667b str r3, [r7, #100] @ 0x64 + 800598c: 6eb9 ldr r1, [r7, #104] @ 0x68 + 800598e: 6efa ldr r2, [r7, #108] @ 0x6c + 8005990: e841 2300 strex r3, r2, [r1] + 8005994: 667b str r3, [r7, #100] @ 0x64 return(result); - 80058f2: 6e7b ldr r3, [r7, #100] @ 0x64 - 80058f4: 2b00 cmp r3, #0 - 80058f6: d1e3 bne.n 80058c0 + 8005996: 6e7b ldr r3, [r7, #100] @ 0x64 + 8005998: 2b00 cmp r3, #0 + 800599a: d1e3 bne.n 8005964 /* At end of Rx process, restore huart->RxState to Ready */ huart->RxState = HAL_UART_STATE_READY; - 80058f8: 687b ldr r3, [r7, #4] - 80058fa: 2220 movs r2, #32 - 80058fc: f883 2042 strb.w r2, [r3, #66] @ 0x42 + 800599c: 687b ldr r3, [r7, #4] + 800599e: 2220 movs r2, #32 + 80059a0: f883 2042 strb.w r2, [r3, #66] @ 0x42 huart->ReceptionType = HAL_UART_RECEPTION_STANDARD; - 8005900: 687b ldr r3, [r7, #4] - 8005902: 2200 movs r2, #0 - 8005904: 631a str r2, [r3, #48] @ 0x30 + 80059a4: 687b ldr r3, [r7, #4] + 80059a6: 2200 movs r2, #0 + 80059a8: 631a str r2, [r3, #48] @ 0x30 ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE); - 8005906: 687b ldr r3, [r7, #4] - 8005908: 681b ldr r3, [r3, #0] - 800590a: 330c adds r3, #12 - 800590c: 64fb str r3, [r7, #76] @ 0x4c + 80059aa: 687b ldr r3, [r7, #4] + 80059ac: 681b ldr r3, [r3, #0] + 80059ae: 330c adds r3, #12 + 80059b0: 64fb str r3, [r7, #76] @ 0x4c __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 800590e: 6cfb ldr r3, [r7, #76] @ 0x4c - 8005910: e853 3f00 ldrex r3, [r3] - 8005914: 64bb str r3, [r7, #72] @ 0x48 + 80059b2: 6cfb ldr r3, [r7, #76] @ 0x4c + 80059b4: e853 3f00 ldrex r3, [r3] + 80059b8: 64bb str r3, [r7, #72] @ 0x48 return(result); - 8005916: 6cbb ldr r3, [r7, #72] @ 0x48 - 8005918: f023 0310 bic.w r3, r3, #16 - 800591c: f8c7 30ac str.w r3, [r7, #172] @ 0xac - 8005920: 687b ldr r3, [r7, #4] - 8005922: 681b ldr r3, [r3, #0] - 8005924: 330c adds r3, #12 - 8005926: f8d7 20ac ldr.w r2, [r7, #172] @ 0xac - 800592a: 65ba str r2, [r7, #88] @ 0x58 - 800592c: 657b str r3, [r7, #84] @ 0x54 + 80059ba: 6cbb ldr r3, [r7, #72] @ 0x48 + 80059bc: f023 0310 bic.w r3, r3, #16 + 80059c0: f8c7 30ac str.w r3, [r7, #172] @ 0xac + 80059c4: 687b ldr r3, [r7, #4] + 80059c6: 681b ldr r3, [r3, #0] + 80059c8: 330c adds r3, #12 + 80059ca: f8d7 20ac ldr.w r2, [r7, #172] @ 0xac + 80059ce: 65ba str r2, [r7, #88] @ 0x58 + 80059d0: 657b str r3, [r7, #84] @ 0x54 __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 800592e: 6d79 ldr r1, [r7, #84] @ 0x54 - 8005930: 6dba ldr r2, [r7, #88] @ 0x58 - 8005932: e841 2300 strex r3, r2, [r1] - 8005936: 653b str r3, [r7, #80] @ 0x50 + 80059d2: 6d79 ldr r1, [r7, #84] @ 0x54 + 80059d4: 6dba ldr r2, [r7, #88] @ 0x58 + 80059d6: e841 2300 strex r3, r2, [r1] + 80059da: 653b str r3, [r7, #80] @ 0x50 return(result); - 8005938: 6d3b ldr r3, [r7, #80] @ 0x50 - 800593a: 2b00 cmp r3, #0 - 800593c: d1e3 bne.n 8005906 + 80059dc: 6d3b ldr r3, [r7, #80] @ 0x50 + 80059de: 2b00 cmp r3, #0 + 80059e0: d1e3 bne.n 80059aa /* Last bytes received, so no need as the abort is immediate */ (void)HAL_DMA_Abort(huart->hdmarx); - 800593e: 687b ldr r3, [r7, #4] - 8005940: 6bdb ldr r3, [r3, #60] @ 0x3c - 8005942: 4618 mov r0, r3 - 8005944: f7fd f9d7 bl 8002cf6 + 80059e2: 687b ldr r3, [r7, #4] + 80059e4: 6bdb ldr r3, [r3, #60] @ 0x3c + 80059e6: 4618 mov r0, r3 + 80059e8: f7fd f9d7 bl 8002d9a } /* Initialize type of RxEvent that correspond to RxEvent callback execution; In this case, Rx Event type is Idle Event */ huart->RxEventType = HAL_UART_RXEVENT_IDLE; - 8005948: 687b ldr r3, [r7, #4] - 800594a: 2202 movs r2, #2 - 800594c: 635a str r2, [r3, #52] @ 0x34 + 80059ec: 687b ldr r3, [r7, #4] + 80059ee: 2202 movs r2, #2 + 80059f0: 635a str r2, [r3, #52] @ 0x34 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered Rx Event callback*/ huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount)); #else /*Call legacy weak Rx Event callback*/ HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount)); - 800594e: 687b ldr r3, [r7, #4] - 8005950: 8d9a ldrh r2, [r3, #44] @ 0x2c - 8005952: 687b ldr r3, [r7, #4] - 8005954: 8ddb ldrh r3, [r3, #46] @ 0x2e - 8005956: b29b uxth r3, r3 - 8005958: 1ad3 subs r3, r2, r3 - 800595a: b29b uxth r3, r3 - 800595c: 4619 mov r1, r3 - 800595e: 6878 ldr r0, [r7, #4] - 8005960: f000 f8bf bl 8005ae2 + 80059f2: 687b ldr r3, [r7, #4] + 80059f4: 8d9a ldrh r2, [r3, #44] @ 0x2c + 80059f6: 687b ldr r3, [r7, #4] + 80059f8: 8ddb ldrh r3, [r3, #46] @ 0x2e + 80059fa: b29b uxth r3, r3 + 80059fc: 1ad3 subs r3, r2, r3 + 80059fe: b29b uxth r3, r3 + 8005a00: 4619 mov r1, r3 + 8005a02: 6878 ldr r0, [r7, #4] + 8005a04: f000 f8bf bl 8005b86 #endif /* USE_HAL_UART_REGISTER_CALLBACKS */ } return; - 8005964: e09c b.n 8005aa0 - 8005966: bf00 nop - 8005968: 08005c6f .word 0x08005c6f + 8005a08: e09c b.n 8005b44 + 8005a0a: bf00 nop + 8005a0c: 08005d13 .word 0x08005d13 else { /* DMA mode not enabled */ /* Check received length : If all expected data are received, do nothing. Otherwise, if at least one data has already been received, IDLE event is to be notified to user */ uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount; - 800596c: 687b ldr r3, [r7, #4] - 800596e: 8d9a ldrh r2, [r3, #44] @ 0x2c - 8005970: 687b ldr r3, [r7, #4] - 8005972: 8ddb ldrh r3, [r3, #46] @ 0x2e - 8005974: b29b uxth r3, r3 - 8005976: 1ad3 subs r3, r2, r3 - 8005978: f8a7 30ce strh.w r3, [r7, #206] @ 0xce + 8005a10: 687b ldr r3, [r7, #4] + 8005a12: 8d9a ldrh r2, [r3, #44] @ 0x2c + 8005a14: 687b ldr r3, [r7, #4] + 8005a16: 8ddb ldrh r3, [r3, #46] @ 0x2e + 8005a18: b29b uxth r3, r3 + 8005a1a: 1ad3 subs r3, r2, r3 + 8005a1c: f8a7 30ce strh.w r3, [r7, #206] @ 0xce if ((huart->RxXferCount > 0U) - 800597c: 687b ldr r3, [r7, #4] - 800597e: 8ddb ldrh r3, [r3, #46] @ 0x2e - 8005980: b29b uxth r3, r3 - 8005982: 2b00 cmp r3, #0 - 8005984: f000 808e beq.w 8005aa4 + 8005a20: 687b ldr r3, [r7, #4] + 8005a22: 8ddb ldrh r3, [r3, #46] @ 0x2e + 8005a24: b29b uxth r3, r3 + 8005a26: 2b00 cmp r3, #0 + 8005a28: f000 808e beq.w 8005b48 && (nb_rx_data > 0U)) - 8005988: f8b7 30ce ldrh.w r3, [r7, #206] @ 0xce - 800598c: 2b00 cmp r3, #0 - 800598e: f000 8089 beq.w 8005aa4 + 8005a2c: f8b7 30ce ldrh.w r3, [r7, #206] @ 0xce + 8005a30: 2b00 cmp r3, #0 + 8005a32: f000 8089 beq.w 8005b48 { /* Disable the UART Parity Error Interrupt and RXNE interrupts */ ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE)); - 8005992: 687b ldr r3, [r7, #4] - 8005994: 681b ldr r3, [r3, #0] - 8005996: 330c adds r3, #12 - 8005998: 63bb str r3, [r7, #56] @ 0x38 + 8005a36: 687b ldr r3, [r7, #4] + 8005a38: 681b ldr r3, [r3, #0] + 8005a3a: 330c adds r3, #12 + 8005a3c: 63bb str r3, [r7, #56] @ 0x38 __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 800599a: 6bbb ldr r3, [r7, #56] @ 0x38 - 800599c: e853 3f00 ldrex r3, [r3] - 80059a0: 637b str r3, [r7, #52] @ 0x34 + 8005a3e: 6bbb ldr r3, [r7, #56] @ 0x38 + 8005a40: e853 3f00 ldrex r3, [r3] + 8005a44: 637b str r3, [r7, #52] @ 0x34 return(result); - 80059a2: 6b7b ldr r3, [r7, #52] @ 0x34 - 80059a4: f423 7390 bic.w r3, r3, #288 @ 0x120 - 80059a8: f8c7 30c8 str.w r3, [r7, #200] @ 0xc8 - 80059ac: 687b ldr r3, [r7, #4] - 80059ae: 681b ldr r3, [r3, #0] - 80059b0: 330c adds r3, #12 - 80059b2: f8d7 20c8 ldr.w r2, [r7, #200] @ 0xc8 - 80059b6: 647a str r2, [r7, #68] @ 0x44 - 80059b8: 643b str r3, [r7, #64] @ 0x40 + 8005a46: 6b7b ldr r3, [r7, #52] @ 0x34 + 8005a48: f423 7390 bic.w r3, r3, #288 @ 0x120 + 8005a4c: f8c7 30c8 str.w r3, [r7, #200] @ 0xc8 + 8005a50: 687b ldr r3, [r7, #4] + 8005a52: 681b ldr r3, [r3, #0] + 8005a54: 330c adds r3, #12 + 8005a56: f8d7 20c8 ldr.w r2, [r7, #200] @ 0xc8 + 8005a5a: 647a str r2, [r7, #68] @ 0x44 + 8005a5c: 643b str r3, [r7, #64] @ 0x40 __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 80059ba: 6c39 ldr r1, [r7, #64] @ 0x40 - 80059bc: 6c7a ldr r2, [r7, #68] @ 0x44 - 80059be: e841 2300 strex r3, r2, [r1] - 80059c2: 63fb str r3, [r7, #60] @ 0x3c + 8005a5e: 6c39 ldr r1, [r7, #64] @ 0x40 + 8005a60: 6c7a ldr r2, [r7, #68] @ 0x44 + 8005a62: e841 2300 strex r3, r2, [r1] + 8005a66: 63fb str r3, [r7, #60] @ 0x3c return(result); - 80059c4: 6bfb ldr r3, [r7, #60] @ 0x3c - 80059c6: 2b00 cmp r3, #0 - 80059c8: d1e3 bne.n 8005992 + 8005a68: 6bfb ldr r3, [r7, #60] @ 0x3c + 8005a6a: 2b00 cmp r3, #0 + 8005a6c: d1e3 bne.n 8005a36 /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */ ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); - 80059ca: 687b ldr r3, [r7, #4] - 80059cc: 681b ldr r3, [r3, #0] - 80059ce: 3314 adds r3, #20 - 80059d0: 627b str r3, [r7, #36] @ 0x24 + 8005a6e: 687b ldr r3, [r7, #4] + 8005a70: 681b ldr r3, [r3, #0] + 8005a72: 3314 adds r3, #20 + 8005a74: 627b str r3, [r7, #36] @ 0x24 __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 80059d2: 6a7b ldr r3, [r7, #36] @ 0x24 - 80059d4: e853 3f00 ldrex r3, [r3] - 80059d8: 623b str r3, [r7, #32] + 8005a76: 6a7b ldr r3, [r7, #36] @ 0x24 + 8005a78: e853 3f00 ldrex r3, [r3] + 8005a7c: 623b str r3, [r7, #32] return(result); - 80059da: 6a3b ldr r3, [r7, #32] - 80059dc: f023 0301 bic.w r3, r3, #1 - 80059e0: f8c7 30c4 str.w r3, [r7, #196] @ 0xc4 - 80059e4: 687b ldr r3, [r7, #4] - 80059e6: 681b ldr r3, [r3, #0] - 80059e8: 3314 adds r3, #20 - 80059ea: f8d7 20c4 ldr.w r2, [r7, #196] @ 0xc4 - 80059ee: 633a str r2, [r7, #48] @ 0x30 - 80059f0: 62fb str r3, [r7, #44] @ 0x2c + 8005a7e: 6a3b ldr r3, [r7, #32] + 8005a80: f023 0301 bic.w r3, r3, #1 + 8005a84: f8c7 30c4 str.w r3, [r7, #196] @ 0xc4 + 8005a88: 687b ldr r3, [r7, #4] + 8005a8a: 681b ldr r3, [r3, #0] + 8005a8c: 3314 adds r3, #20 + 8005a8e: f8d7 20c4 ldr.w r2, [r7, #196] @ 0xc4 + 8005a92: 633a str r2, [r7, #48] @ 0x30 + 8005a94: 62fb str r3, [r7, #44] @ 0x2c __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 80059f2: 6af9 ldr r1, [r7, #44] @ 0x2c - 80059f4: 6b3a ldr r2, [r7, #48] @ 0x30 - 80059f6: e841 2300 strex r3, r2, [r1] - 80059fa: 62bb str r3, [r7, #40] @ 0x28 + 8005a96: 6af9 ldr r1, [r7, #44] @ 0x2c + 8005a98: 6b3a ldr r2, [r7, #48] @ 0x30 + 8005a9a: e841 2300 strex r3, r2, [r1] + 8005a9e: 62bb str r3, [r7, #40] @ 0x28 return(result); - 80059fc: 6abb ldr r3, [r7, #40] @ 0x28 - 80059fe: 2b00 cmp r3, #0 - 8005a00: d1e3 bne.n 80059ca + 8005aa0: 6abb ldr r3, [r7, #40] @ 0x28 + 8005aa2: 2b00 cmp r3, #0 + 8005aa4: d1e3 bne.n 8005a6e /* Rx process is completed, restore huart->RxState to Ready */ huart->RxState = HAL_UART_STATE_READY; - 8005a02: 687b ldr r3, [r7, #4] - 8005a04: 2220 movs r2, #32 - 8005a06: f883 2042 strb.w r2, [r3, #66] @ 0x42 + 8005aa6: 687b ldr r3, [r7, #4] + 8005aa8: 2220 movs r2, #32 + 8005aaa: f883 2042 strb.w r2, [r3, #66] @ 0x42 huart->ReceptionType = HAL_UART_RECEPTION_STANDARD; - 8005a0a: 687b ldr r3, [r7, #4] - 8005a0c: 2200 movs r2, #0 - 8005a0e: 631a str r2, [r3, #48] @ 0x30 + 8005aae: 687b ldr r3, [r7, #4] + 8005ab0: 2200 movs r2, #0 + 8005ab2: 631a str r2, [r3, #48] @ 0x30 ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE); - 8005a10: 687b ldr r3, [r7, #4] - 8005a12: 681b ldr r3, [r3, #0] - 8005a14: 330c adds r3, #12 - 8005a16: 613b str r3, [r7, #16] + 8005ab4: 687b ldr r3, [r7, #4] + 8005ab6: 681b ldr r3, [r3, #0] + 8005ab8: 330c adds r3, #12 + 8005aba: 613b str r3, [r7, #16] __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 8005a18: 693b ldr r3, [r7, #16] - 8005a1a: e853 3f00 ldrex r3, [r3] - 8005a1e: 60fb str r3, [r7, #12] + 8005abc: 693b ldr r3, [r7, #16] + 8005abe: e853 3f00 ldrex r3, [r3] + 8005ac2: 60fb str r3, [r7, #12] return(result); - 8005a20: 68fb ldr r3, [r7, #12] - 8005a22: f023 0310 bic.w r3, r3, #16 - 8005a26: f8c7 30c0 str.w r3, [r7, #192] @ 0xc0 - 8005a2a: 687b ldr r3, [r7, #4] - 8005a2c: 681b ldr r3, [r3, #0] - 8005a2e: 330c adds r3, #12 - 8005a30: f8d7 20c0 ldr.w r2, [r7, #192] @ 0xc0 - 8005a34: 61fa str r2, [r7, #28] - 8005a36: 61bb str r3, [r7, #24] + 8005ac4: 68fb ldr r3, [r7, #12] + 8005ac6: f023 0310 bic.w r3, r3, #16 + 8005aca: f8c7 30c0 str.w r3, [r7, #192] @ 0xc0 + 8005ace: 687b ldr r3, [r7, #4] + 8005ad0: 681b ldr r3, [r3, #0] + 8005ad2: 330c adds r3, #12 + 8005ad4: f8d7 20c0 ldr.w r2, [r7, #192] @ 0xc0 + 8005ad8: 61fa str r2, [r7, #28] + 8005ada: 61bb str r3, [r7, #24] __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 8005a38: 69b9 ldr r1, [r7, #24] - 8005a3a: 69fa ldr r2, [r7, #28] - 8005a3c: e841 2300 strex r3, r2, [r1] - 8005a40: 617b str r3, [r7, #20] + 8005adc: 69b9 ldr r1, [r7, #24] + 8005ade: 69fa ldr r2, [r7, #28] + 8005ae0: e841 2300 strex r3, r2, [r1] + 8005ae4: 617b str r3, [r7, #20] return(result); - 8005a42: 697b ldr r3, [r7, #20] - 8005a44: 2b00 cmp r3, #0 - 8005a46: d1e3 bne.n 8005a10 + 8005ae6: 697b ldr r3, [r7, #20] + 8005ae8: 2b00 cmp r3, #0 + 8005aea: d1e3 bne.n 8005ab4 /* Initialize type of RxEvent that correspond to RxEvent callback execution; In this case, Rx Event type is Idle Event */ huart->RxEventType = HAL_UART_RXEVENT_IDLE; - 8005a48: 687b ldr r3, [r7, #4] - 8005a4a: 2202 movs r2, #2 - 8005a4c: 635a str r2, [r3, #52] @ 0x34 + 8005aec: 687b ldr r3, [r7, #4] + 8005aee: 2202 movs r2, #2 + 8005af0: 635a str r2, [r3, #52] @ 0x34 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered Rx complete callback*/ huart->RxEventCallback(huart, nb_rx_data); #else /*Call legacy weak Rx Event callback*/ HAL_UARTEx_RxEventCallback(huart, nb_rx_data); - 8005a4e: f8b7 30ce ldrh.w r3, [r7, #206] @ 0xce - 8005a52: 4619 mov r1, r3 - 8005a54: 6878 ldr r0, [r7, #4] - 8005a56: f000 f844 bl 8005ae2 + 8005af2: f8b7 30ce ldrh.w r3, [r7, #206] @ 0xce + 8005af6: 4619 mov r1, r3 + 8005af8: 6878 ldr r0, [r7, #4] + 8005afa: f000 f844 bl 8005b86 #endif /* USE_HAL_UART_REGISTER_CALLBACKS */ } return; - 8005a5a: e023 b.n 8005aa4 + 8005afe: e023 b.n 8005b48 } } /* UART in mode Transmitter ------------------------------------------------*/ if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET)) - 8005a5c: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 8005a60: f003 0380 and.w r3, r3, #128 @ 0x80 - 8005a64: 2b00 cmp r3, #0 - 8005a66: d009 beq.n 8005a7c - 8005a68: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 8005a6c: f003 0380 and.w r3, r3, #128 @ 0x80 - 8005a70: 2b00 cmp r3, #0 - 8005a72: d003 beq.n 8005a7c + 8005b00: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005b04: f003 0380 and.w r3, r3, #128 @ 0x80 + 8005b08: 2b00 cmp r3, #0 + 8005b0a: d009 beq.n 8005b20 + 8005b0c: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 8005b10: f003 0380 and.w r3, r3, #128 @ 0x80 + 8005b14: 2b00 cmp r3, #0 + 8005b16: d003 beq.n 8005b20 { UART_Transmit_IT(huart); - 8005a74: 6878 ldr r0, [r7, #4] - 8005a76: f000 f90e bl 8005c96 + 8005b18: 6878 ldr r0, [r7, #4] + 8005b1a: f000 f90e bl 8005d3a return; - 8005a7a: e014 b.n 8005aa6 + 8005b1e: e014 b.n 8005b4a } /* UART in mode Transmitter end --------------------------------------------*/ if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET)) - 8005a7c: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 - 8005a80: f003 0340 and.w r3, r3, #64 @ 0x40 - 8005a84: 2b00 cmp r3, #0 - 8005a86: d00e beq.n 8005aa6 - 8005a88: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 - 8005a8c: f003 0340 and.w r3, r3, #64 @ 0x40 - 8005a90: 2b00 cmp r3, #0 - 8005a92: d008 beq.n 8005aa6 + 8005b20: f8d7 30e4 ldr.w r3, [r7, #228] @ 0xe4 + 8005b24: f003 0340 and.w r3, r3, #64 @ 0x40 + 8005b28: 2b00 cmp r3, #0 + 8005b2a: d00e beq.n 8005b4a + 8005b2c: f8d7 30e0 ldr.w r3, [r7, #224] @ 0xe0 + 8005b30: f003 0340 and.w r3, r3, #64 @ 0x40 + 8005b34: 2b00 cmp r3, #0 + 8005b36: d008 beq.n 8005b4a { UART_EndTransmit_IT(huart); - 8005a94: 6878 ldr r0, [r7, #4] - 8005a96: f000 f94d bl 8005d34 + 8005b38: 6878 ldr r0, [r7, #4] + 8005b3a: f000 f94d bl 8005dd8 return; - 8005a9a: e004 b.n 8005aa6 + 8005b3e: e004 b.n 8005b4a return; - 8005a9c: bf00 nop - 8005a9e: e002 b.n 8005aa6 + 8005b40: bf00 nop + 8005b42: e002 b.n 8005b4a return; - 8005aa0: bf00 nop - 8005aa2: e000 b.n 8005aa6 + 8005b44: bf00 nop + 8005b46: e000 b.n 8005b4a return; - 8005aa4: bf00 nop + 8005b48: bf00 nop } } - 8005aa6: 37e8 adds r7, #232 @ 0xe8 - 8005aa8: 46bd mov sp, r7 - 8005aaa: bd80 pop {r7, pc} + 8005b4a: 37e8 adds r7, #232 @ 0xe8 + 8005b4c: 46bd mov sp, r7 + 8005b4e: bd80 pop {r7, pc} -08005aac : +08005b50 : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval None */ __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) { - 8005aac: b480 push {r7} - 8005aae: b083 sub sp, #12 - 8005ab0: af00 add r7, sp, #0 - 8005ab2: 6078 str r0, [r7, #4] + 8005b50: b480 push {r7} + 8005b52: b083 sub sp, #12 + 8005b54: af00 add r7, sp, #0 + 8005b56: 6078 str r0, [r7, #4] /* Prevent unused argument(s) compilation warning */ UNUSED(huart); /* NOTE: This function should not be modified, when the callback is needed, the HAL_UART_TxCpltCallback could be implemented in the user file */ } - 8005ab4: bf00 nop - 8005ab6: 370c adds r7, #12 - 8005ab8: 46bd mov sp, r7 - 8005aba: bc80 pop {r7} - 8005abc: 4770 bx lr + 8005b58: bf00 nop + 8005b5a: 370c adds r7, #12 + 8005b5c: 46bd mov sp, r7 + 8005b5e: bc80 pop {r7} + 8005b60: 4770 bx lr -08005abe : +08005b62 : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval None */ __weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) { - 8005abe: b480 push {r7} - 8005ac0: b083 sub sp, #12 - 8005ac2: af00 add r7, sp, #0 - 8005ac4: 6078 str r0, [r7, #4] + 8005b62: b480 push {r7} + 8005b64: b083 sub sp, #12 + 8005b66: af00 add r7, sp, #0 + 8005b68: 6078 str r0, [r7, #4] /* Prevent unused argument(s) compilation warning */ UNUSED(huart); /* NOTE: This function should not be modified, when the callback is needed, the HAL_UART_RxCpltCallback could be implemented in the user file */ } - 8005ac6: bf00 nop - 8005ac8: 370c adds r7, #12 - 8005aca: 46bd mov sp, r7 - 8005acc: bc80 pop {r7} - 8005ace: 4770 bx lr + 8005b6a: bf00 nop + 8005b6c: 370c adds r7, #12 + 8005b6e: 46bd mov sp, r7 + 8005b70: bc80 pop {r7} + 8005b72: 4770 bx lr -08005ad0 : +08005b74 : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval None */ __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) { - 8005ad0: b480 push {r7} - 8005ad2: b083 sub sp, #12 - 8005ad4: af00 add r7, sp, #0 - 8005ad6: 6078 str r0, [r7, #4] + 8005b74: b480 push {r7} + 8005b76: b083 sub sp, #12 + 8005b78: af00 add r7, sp, #0 + 8005b7a: 6078 str r0, [r7, #4] /* Prevent unused argument(s) compilation warning */ UNUSED(huart); /* NOTE: This function should not be modified, when the callback is needed, the HAL_UART_ErrorCallback could be implemented in the user file */ } - 8005ad8: bf00 nop - 8005ada: 370c adds r7, #12 - 8005adc: 46bd mov sp, r7 - 8005ade: bc80 pop {r7} - 8005ae0: 4770 bx lr + 8005b7c: bf00 nop + 8005b7e: 370c adds r7, #12 + 8005b80: 46bd mov sp, r7 + 8005b82: bc80 pop {r7} + 8005b84: 4770 bx lr -08005ae2 : +08005b86 : * @param Size Number of data available in application reception buffer (indicates a position in * reception buffer until which, data are available) * @retval None */ __weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) { - 8005ae2: b480 push {r7} - 8005ae4: b083 sub sp, #12 - 8005ae6: af00 add r7, sp, #0 - 8005ae8: 6078 str r0, [r7, #4] - 8005aea: 460b mov r3, r1 - 8005aec: 807b strh r3, [r7, #2] + 8005b86: b480 push {r7} + 8005b88: b083 sub sp, #12 + 8005b8a: af00 add r7, sp, #0 + 8005b8c: 6078 str r0, [r7, #4] + 8005b8e: 460b mov r3, r1 + 8005b90: 807b strh r3, [r7, #2] UNUSED(Size); /* NOTE : This function should not be modified, when the callback is needed, the HAL_UARTEx_RxEventCallback can be implemented in the user file. */ } - 8005aee: bf00 nop - 8005af0: 370c adds r7, #12 - 8005af2: 46bd mov sp, r7 - 8005af4: bc80 pop {r7} - 8005af6: 4770 bx lr + 8005b92: bf00 nop + 8005b94: 370c adds r7, #12 + 8005b96: 46bd mov sp, r7 + 8005b98: bc80 pop {r7} + 8005b9a: 4770 bx lr -08005af8 : +08005b9c : * @param Timeout Timeout duration * @retval HAL status */ static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) { - 8005af8: b580 push {r7, lr} - 8005afa: b086 sub sp, #24 - 8005afc: af00 add r7, sp, #0 - 8005afe: 60f8 str r0, [r7, #12] - 8005b00: 60b9 str r1, [r7, #8] - 8005b02: 603b str r3, [r7, #0] - 8005b04: 4613 mov r3, r2 - 8005b06: 71fb strb r3, [r7, #7] + 8005b9c: b580 push {r7, lr} + 8005b9e: b086 sub sp, #24 + 8005ba0: af00 add r7, sp, #0 + 8005ba2: 60f8 str r0, [r7, #12] + 8005ba4: 60b9 str r1, [r7, #8] + 8005ba6: 603b str r3, [r7, #0] + 8005ba8: 4613 mov r3, r2 + 8005baa: 71fb strb r3, [r7, #7] /* Wait until flag is set */ while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) - 8005b08: e03b b.n 8005b82 + 8005bac: e03b b.n 8005c26 { /* Check for the Timeout */ if (Timeout != HAL_MAX_DELAY) - 8005b0a: 6a3b ldr r3, [r7, #32] - 8005b0c: f1b3 3fff cmp.w r3, #4294967295 - 8005b10: d037 beq.n 8005b82 + 8005bae: 6a3b ldr r3, [r7, #32] + 8005bb0: f1b3 3fff cmp.w r3, #4294967295 + 8005bb4: d037 beq.n 8005c26 { if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) - 8005b12: f7fc fdc7 bl 80026a4 - 8005b16: 4602 mov r2, r0 - 8005b18: 683b ldr r3, [r7, #0] - 8005b1a: 1ad3 subs r3, r2, r3 - 8005b1c: 6a3a ldr r2, [r7, #32] - 8005b1e: 429a cmp r2, r3 - 8005b20: d302 bcc.n 8005b28 - 8005b22: 6a3b ldr r3, [r7, #32] - 8005b24: 2b00 cmp r3, #0 - 8005b26: d101 bne.n 8005b2c + 8005bb6: f7fc fdc7 bl 8002748 + 8005bba: 4602 mov r2, r0 + 8005bbc: 683b ldr r3, [r7, #0] + 8005bbe: 1ad3 subs r3, r2, r3 + 8005bc0: 6a3a ldr r2, [r7, #32] + 8005bc2: 429a cmp r2, r3 + 8005bc4: d302 bcc.n 8005bcc + 8005bc6: 6a3b ldr r3, [r7, #32] + 8005bc8: 2b00 cmp r3, #0 + 8005bca: d101 bne.n 8005bd0 { return HAL_TIMEOUT; - 8005b28: 2303 movs r3, #3 - 8005b2a: e03a b.n 8005ba2 + 8005bcc: 2303 movs r3, #3 + 8005bce: e03a b.n 8005c46 } if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC)) - 8005b2c: 68fb ldr r3, [r7, #12] - 8005b2e: 681b ldr r3, [r3, #0] - 8005b30: 68db ldr r3, [r3, #12] - 8005b32: f003 0304 and.w r3, r3, #4 - 8005b36: 2b00 cmp r3, #0 - 8005b38: d023 beq.n 8005b82 - 8005b3a: 68bb ldr r3, [r7, #8] - 8005b3c: 2b80 cmp r3, #128 @ 0x80 - 8005b3e: d020 beq.n 8005b82 - 8005b40: 68bb ldr r3, [r7, #8] - 8005b42: 2b40 cmp r3, #64 @ 0x40 - 8005b44: d01d beq.n 8005b82 + 8005bd0: 68fb ldr r3, [r7, #12] + 8005bd2: 681b ldr r3, [r3, #0] + 8005bd4: 68db ldr r3, [r3, #12] + 8005bd6: f003 0304 and.w r3, r3, #4 + 8005bda: 2b00 cmp r3, #0 + 8005bdc: d023 beq.n 8005c26 + 8005bde: 68bb ldr r3, [r7, #8] + 8005be0: 2b80 cmp r3, #128 @ 0x80 + 8005be2: d020 beq.n 8005c26 + 8005be4: 68bb ldr r3, [r7, #8] + 8005be6: 2b40 cmp r3, #64 @ 0x40 + 8005be8: d01d beq.n 8005c26 { if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET) - 8005b46: 68fb ldr r3, [r7, #12] - 8005b48: 681b ldr r3, [r3, #0] - 8005b4a: 681b ldr r3, [r3, #0] - 8005b4c: f003 0308 and.w r3, r3, #8 - 8005b50: 2b08 cmp r3, #8 - 8005b52: d116 bne.n 8005b82 + 8005bea: 68fb ldr r3, [r7, #12] + 8005bec: 681b ldr r3, [r3, #0] + 8005bee: 681b ldr r3, [r3, #0] + 8005bf0: f003 0308 and.w r3, r3, #8 + 8005bf4: 2b08 cmp r3, #8 + 8005bf6: d116 bne.n 8005c26 { /* Clear Overrun Error flag*/ __HAL_UART_CLEAR_OREFLAG(huart); - 8005b54: 2300 movs r3, #0 - 8005b56: 617b str r3, [r7, #20] - 8005b58: 68fb ldr r3, [r7, #12] - 8005b5a: 681b ldr r3, [r3, #0] - 8005b5c: 681b ldr r3, [r3, #0] - 8005b5e: 617b str r3, [r7, #20] - 8005b60: 68fb ldr r3, [r7, #12] - 8005b62: 681b ldr r3, [r3, #0] - 8005b64: 685b ldr r3, [r3, #4] - 8005b66: 617b str r3, [r7, #20] - 8005b68: 697b ldr r3, [r7, #20] + 8005bf8: 2300 movs r3, #0 + 8005bfa: 617b str r3, [r7, #20] + 8005bfc: 68fb ldr r3, [r7, #12] + 8005bfe: 681b ldr r3, [r3, #0] + 8005c00: 681b ldr r3, [r3, #0] + 8005c02: 617b str r3, [r7, #20] + 8005c04: 68fb ldr r3, [r7, #12] + 8005c06: 681b ldr r3, [r3, #0] + 8005c08: 685b ldr r3, [r3, #4] + 8005c0a: 617b str r3, [r7, #20] + 8005c0c: 697b ldr r3, [r7, #20] /* Blocking error : transfer is aborted Set the UART state ready to be able to start again the process, Disable Rx Interrupts if ongoing */ UART_EndRxTransfer(huart); - 8005b6a: 68f8 ldr r0, [r7, #12] - 8005b6c: f000 f81d bl 8005baa + 8005c0e: 68f8 ldr r0, [r7, #12] + 8005c10: f000 f81d bl 8005c4e huart->ErrorCode = HAL_UART_ERROR_ORE; - 8005b70: 68fb ldr r3, [r7, #12] - 8005b72: 2208 movs r2, #8 - 8005b74: 645a str r2, [r3, #68] @ 0x44 + 8005c14: 68fb ldr r3, [r7, #12] + 8005c16: 2208 movs r2, #8 + 8005c18: 645a str r2, [r3, #68] @ 0x44 /* Process Unlocked */ __HAL_UNLOCK(huart); - 8005b76: 68fb ldr r3, [r7, #12] - 8005b78: 2200 movs r2, #0 - 8005b7a: f883 2040 strb.w r2, [r3, #64] @ 0x40 + 8005c1a: 68fb ldr r3, [r7, #12] + 8005c1c: 2200 movs r2, #0 + 8005c1e: f883 2040 strb.w r2, [r3, #64] @ 0x40 return HAL_ERROR; - 8005b7e: 2301 movs r3, #1 - 8005b80: e00f b.n 8005ba2 + 8005c22: 2301 movs r3, #1 + 8005c24: e00f b.n 8005c46 while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) - 8005b82: 68fb ldr r3, [r7, #12] - 8005b84: 681b ldr r3, [r3, #0] - 8005b86: 681a ldr r2, [r3, #0] - 8005b88: 68bb ldr r3, [r7, #8] - 8005b8a: 4013 ands r3, r2 - 8005b8c: 68ba ldr r2, [r7, #8] - 8005b8e: 429a cmp r2, r3 - 8005b90: bf0c ite eq - 8005b92: 2301 moveq r3, #1 - 8005b94: 2300 movne r3, #0 - 8005b96: b2db uxtb r3, r3 - 8005b98: 461a mov r2, r3 - 8005b9a: 79fb ldrb r3, [r7, #7] - 8005b9c: 429a cmp r2, r3 - 8005b9e: d0b4 beq.n 8005b0a + 8005c26: 68fb ldr r3, [r7, #12] + 8005c28: 681b ldr r3, [r3, #0] + 8005c2a: 681a ldr r2, [r3, #0] + 8005c2c: 68bb ldr r3, [r7, #8] + 8005c2e: 4013 ands r3, r2 + 8005c30: 68ba ldr r2, [r7, #8] + 8005c32: 429a cmp r2, r3 + 8005c34: bf0c ite eq + 8005c36: 2301 moveq r3, #1 + 8005c38: 2300 movne r3, #0 + 8005c3a: b2db uxtb r3, r3 + 8005c3c: 461a mov r2, r3 + 8005c3e: 79fb ldrb r3, [r7, #7] + 8005c40: 429a cmp r2, r3 + 8005c42: d0b4 beq.n 8005bae } } } } return HAL_OK; - 8005ba0: 2300 movs r3, #0 + 8005c44: 2300 movs r3, #0 } - 8005ba2: 4618 mov r0, r3 - 8005ba4: 3718 adds r7, #24 - 8005ba6: 46bd mov sp, r7 - 8005ba8: bd80 pop {r7, pc} + 8005c46: 4618 mov r0, r3 + 8005c48: 3718 adds r7, #24 + 8005c4a: 46bd mov sp, r7 + 8005c4c: bd80 pop {r7, pc} -08005baa : +08005c4e : * @brief End ongoing Rx transfer on UART peripheral (following error detection or Reception completion). * @param huart UART handle. * @retval None */ static void UART_EndRxTransfer(UART_HandleTypeDef *huart) { - 8005baa: b480 push {r7} - 8005bac: b095 sub sp, #84 @ 0x54 - 8005bae: af00 add r7, sp, #0 - 8005bb0: 6078 str r0, [r7, #4] + 8005c4e: b480 push {r7} + 8005c50: b095 sub sp, #84 @ 0x54 + 8005c52: af00 add r7, sp, #0 + 8005c54: 6078 str r0, [r7, #4] /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE)); - 8005bb2: 687b ldr r3, [r7, #4] - 8005bb4: 681b ldr r3, [r3, #0] - 8005bb6: 330c adds r3, #12 - 8005bb8: 637b str r3, [r7, #52] @ 0x34 + 8005c56: 687b ldr r3, [r7, #4] + 8005c58: 681b ldr r3, [r3, #0] + 8005c5a: 330c adds r3, #12 + 8005c5c: 637b str r3, [r7, #52] @ 0x34 __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 8005bba: 6b7b ldr r3, [r7, #52] @ 0x34 - 8005bbc: e853 3f00 ldrex r3, [r3] - 8005bc0: 633b str r3, [r7, #48] @ 0x30 + 8005c5e: 6b7b ldr r3, [r7, #52] @ 0x34 + 8005c60: e853 3f00 ldrex r3, [r3] + 8005c64: 633b str r3, [r7, #48] @ 0x30 return(result); - 8005bc2: 6b3b ldr r3, [r7, #48] @ 0x30 - 8005bc4: f423 7390 bic.w r3, r3, #288 @ 0x120 - 8005bc8: 64fb str r3, [r7, #76] @ 0x4c - 8005bca: 687b ldr r3, [r7, #4] - 8005bcc: 681b ldr r3, [r3, #0] - 8005bce: 330c adds r3, #12 - 8005bd0: 6cfa ldr r2, [r7, #76] @ 0x4c - 8005bd2: 643a str r2, [r7, #64] @ 0x40 - 8005bd4: 63fb str r3, [r7, #60] @ 0x3c + 8005c66: 6b3b ldr r3, [r7, #48] @ 0x30 + 8005c68: f423 7390 bic.w r3, r3, #288 @ 0x120 + 8005c6c: 64fb str r3, [r7, #76] @ 0x4c + 8005c6e: 687b ldr r3, [r7, #4] + 8005c70: 681b ldr r3, [r3, #0] + 8005c72: 330c adds r3, #12 + 8005c74: 6cfa ldr r2, [r7, #76] @ 0x4c + 8005c76: 643a str r2, [r7, #64] @ 0x40 + 8005c78: 63fb str r3, [r7, #60] @ 0x3c __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 8005bd6: 6bf9 ldr r1, [r7, #60] @ 0x3c - 8005bd8: 6c3a ldr r2, [r7, #64] @ 0x40 - 8005bda: e841 2300 strex r3, r2, [r1] - 8005bde: 63bb str r3, [r7, #56] @ 0x38 + 8005c7a: 6bf9 ldr r1, [r7, #60] @ 0x3c + 8005c7c: 6c3a ldr r2, [r7, #64] @ 0x40 + 8005c7e: e841 2300 strex r3, r2, [r1] + 8005c82: 63bb str r3, [r7, #56] @ 0x38 return(result); - 8005be0: 6bbb ldr r3, [r7, #56] @ 0x38 - 8005be2: 2b00 cmp r3, #0 - 8005be4: d1e5 bne.n 8005bb2 + 8005c84: 6bbb ldr r3, [r7, #56] @ 0x38 + 8005c86: 2b00 cmp r3, #0 + 8005c88: d1e5 bne.n 8005c56 ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); - 8005be6: 687b ldr r3, [r7, #4] - 8005be8: 681b ldr r3, [r3, #0] - 8005bea: 3314 adds r3, #20 - 8005bec: 623b str r3, [r7, #32] + 8005c8a: 687b ldr r3, [r7, #4] + 8005c8c: 681b ldr r3, [r3, #0] + 8005c8e: 3314 adds r3, #20 + 8005c90: 623b str r3, [r7, #32] __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 8005bee: 6a3b ldr r3, [r7, #32] - 8005bf0: e853 3f00 ldrex r3, [r3] - 8005bf4: 61fb str r3, [r7, #28] + 8005c92: 6a3b ldr r3, [r7, #32] + 8005c94: e853 3f00 ldrex r3, [r3] + 8005c98: 61fb str r3, [r7, #28] return(result); - 8005bf6: 69fb ldr r3, [r7, #28] - 8005bf8: f023 0301 bic.w r3, r3, #1 - 8005bfc: 64bb str r3, [r7, #72] @ 0x48 - 8005bfe: 687b ldr r3, [r7, #4] - 8005c00: 681b ldr r3, [r3, #0] - 8005c02: 3314 adds r3, #20 - 8005c04: 6cba ldr r2, [r7, #72] @ 0x48 - 8005c06: 62fa str r2, [r7, #44] @ 0x2c - 8005c08: 62bb str r3, [r7, #40] @ 0x28 + 8005c9a: 69fb ldr r3, [r7, #28] + 8005c9c: f023 0301 bic.w r3, r3, #1 + 8005ca0: 64bb str r3, [r7, #72] @ 0x48 + 8005ca2: 687b ldr r3, [r7, #4] + 8005ca4: 681b ldr r3, [r3, #0] + 8005ca6: 3314 adds r3, #20 + 8005ca8: 6cba ldr r2, [r7, #72] @ 0x48 + 8005caa: 62fa str r2, [r7, #44] @ 0x2c + 8005cac: 62bb str r3, [r7, #40] @ 0x28 __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 8005c0a: 6ab9 ldr r1, [r7, #40] @ 0x28 - 8005c0c: 6afa ldr r2, [r7, #44] @ 0x2c - 8005c0e: e841 2300 strex r3, r2, [r1] - 8005c12: 627b str r3, [r7, #36] @ 0x24 + 8005cae: 6ab9 ldr r1, [r7, #40] @ 0x28 + 8005cb0: 6afa ldr r2, [r7, #44] @ 0x2c + 8005cb2: e841 2300 strex r3, r2, [r1] + 8005cb6: 627b str r3, [r7, #36] @ 0x24 return(result); - 8005c14: 6a7b ldr r3, [r7, #36] @ 0x24 - 8005c16: 2b00 cmp r3, #0 - 8005c18: d1e5 bne.n 8005be6 + 8005cb8: 6a7b ldr r3, [r7, #36] @ 0x24 + 8005cba: 2b00 cmp r3, #0 + 8005cbc: d1e5 bne.n 8005c8a /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */ if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) - 8005c1a: 687b ldr r3, [r7, #4] - 8005c1c: 6b1b ldr r3, [r3, #48] @ 0x30 - 8005c1e: 2b01 cmp r3, #1 - 8005c20: d119 bne.n 8005c56 + 8005cbe: 687b ldr r3, [r7, #4] + 8005cc0: 6b1b ldr r3, [r3, #48] @ 0x30 + 8005cc2: 2b01 cmp r3, #1 + 8005cc4: d119 bne.n 8005cfa { ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE); - 8005c22: 687b ldr r3, [r7, #4] - 8005c24: 681b ldr r3, [r3, #0] - 8005c26: 330c adds r3, #12 - 8005c28: 60fb str r3, [r7, #12] + 8005cc6: 687b ldr r3, [r7, #4] + 8005cc8: 681b ldr r3, [r3, #0] + 8005cca: 330c adds r3, #12 + 8005ccc: 60fb str r3, [r7, #12] __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 8005c2a: 68fb ldr r3, [r7, #12] - 8005c2c: e853 3f00 ldrex r3, [r3] - 8005c30: 60bb str r3, [r7, #8] + 8005cce: 68fb ldr r3, [r7, #12] + 8005cd0: e853 3f00 ldrex r3, [r3] + 8005cd4: 60bb str r3, [r7, #8] return(result); - 8005c32: 68bb ldr r3, [r7, #8] - 8005c34: f023 0310 bic.w r3, r3, #16 - 8005c38: 647b str r3, [r7, #68] @ 0x44 - 8005c3a: 687b ldr r3, [r7, #4] - 8005c3c: 681b ldr r3, [r3, #0] - 8005c3e: 330c adds r3, #12 - 8005c40: 6c7a ldr r2, [r7, #68] @ 0x44 - 8005c42: 61ba str r2, [r7, #24] - 8005c44: 617b str r3, [r7, #20] + 8005cd6: 68bb ldr r3, [r7, #8] + 8005cd8: f023 0310 bic.w r3, r3, #16 + 8005cdc: 647b str r3, [r7, #68] @ 0x44 + 8005cde: 687b ldr r3, [r7, #4] + 8005ce0: 681b ldr r3, [r3, #0] + 8005ce2: 330c adds r3, #12 + 8005ce4: 6c7a ldr r2, [r7, #68] @ 0x44 + 8005ce6: 61ba str r2, [r7, #24] + 8005ce8: 617b str r3, [r7, #20] __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 8005c46: 6979 ldr r1, [r7, #20] - 8005c48: 69ba ldr r2, [r7, #24] - 8005c4a: e841 2300 strex r3, r2, [r1] - 8005c4e: 613b str r3, [r7, #16] + 8005cea: 6979 ldr r1, [r7, #20] + 8005cec: 69ba ldr r2, [r7, #24] + 8005cee: e841 2300 strex r3, r2, [r1] + 8005cf2: 613b str r3, [r7, #16] return(result); - 8005c50: 693b ldr r3, [r7, #16] - 8005c52: 2b00 cmp r3, #0 - 8005c54: d1e5 bne.n 8005c22 + 8005cf4: 693b ldr r3, [r7, #16] + 8005cf6: 2b00 cmp r3, #0 + 8005cf8: d1e5 bne.n 8005cc6 } /* At end of Rx process, restore huart->RxState to Ready */ huart->RxState = HAL_UART_STATE_READY; - 8005c56: 687b ldr r3, [r7, #4] - 8005c58: 2220 movs r2, #32 - 8005c5a: f883 2042 strb.w r2, [r3, #66] @ 0x42 + 8005cfa: 687b ldr r3, [r7, #4] + 8005cfc: 2220 movs r2, #32 + 8005cfe: f883 2042 strb.w r2, [r3, #66] @ 0x42 huart->ReceptionType = HAL_UART_RECEPTION_STANDARD; - 8005c5e: 687b ldr r3, [r7, #4] - 8005c60: 2200 movs r2, #0 - 8005c62: 631a str r2, [r3, #48] @ 0x30 + 8005d02: 687b ldr r3, [r7, #4] + 8005d04: 2200 movs r2, #0 + 8005d06: 631a str r2, [r3, #48] @ 0x30 } - 8005c64: bf00 nop - 8005c66: 3754 adds r7, #84 @ 0x54 - 8005c68: 46bd mov sp, r7 - 8005c6a: bc80 pop {r7} - 8005c6c: 4770 bx lr + 8005d08: bf00 nop + 8005d0a: 3754 adds r7, #84 @ 0x54 + 8005d0c: 46bd mov sp, r7 + 8005d0e: bc80 pop {r7} + 8005d10: 4770 bx lr -08005c6e : +08005d12 : * @param hdma Pointer to a DMA_HandleTypeDef structure that contains * the configuration information for the specified DMA module. * @retval None */ static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma) { - 8005c6e: b580 push {r7, lr} - 8005c70: b084 sub sp, #16 - 8005c72: af00 add r7, sp, #0 - 8005c74: 6078 str r0, [r7, #4] + 8005d12: b580 push {r7, lr} + 8005d14: b084 sub sp, #16 + 8005d16: af00 add r7, sp, #0 + 8005d18: 6078 str r0, [r7, #4] UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; - 8005c76: 687b ldr r3, [r7, #4] - 8005c78: 6a5b ldr r3, [r3, #36] @ 0x24 - 8005c7a: 60fb str r3, [r7, #12] + 8005d1a: 687b ldr r3, [r7, #4] + 8005d1c: 6a5b ldr r3, [r3, #36] @ 0x24 + 8005d1e: 60fb str r3, [r7, #12] huart->RxXferCount = 0x00U; - 8005c7c: 68fb ldr r3, [r7, #12] - 8005c7e: 2200 movs r2, #0 - 8005c80: 85da strh r2, [r3, #46] @ 0x2e + 8005d20: 68fb ldr r3, [r7, #12] + 8005d22: 2200 movs r2, #0 + 8005d24: 85da strh r2, [r3, #46] @ 0x2e huart->TxXferCount = 0x00U; - 8005c82: 68fb ldr r3, [r7, #12] - 8005c84: 2200 movs r2, #0 - 8005c86: 84da strh r2, [r3, #38] @ 0x26 + 8005d26: 68fb ldr r3, [r7, #12] + 8005d28: 2200 movs r2, #0 + 8005d2a: 84da strh r2, [r3, #38] @ 0x26 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered error callback*/ huart->ErrorCallback(huart); #else /*Call legacy weak error callback*/ HAL_UART_ErrorCallback(huart); - 8005c88: 68f8 ldr r0, [r7, #12] - 8005c8a: f7ff ff21 bl 8005ad0 + 8005d2c: 68f8 ldr r0, [r7, #12] + 8005d2e: f7ff ff21 bl 8005b74 #endif /* USE_HAL_UART_REGISTER_CALLBACKS */ } - 8005c8e: bf00 nop - 8005c90: 3710 adds r7, #16 - 8005c92: 46bd mov sp, r7 - 8005c94: bd80 pop {r7, pc} + 8005d32: bf00 nop + 8005d34: 3710 adds r7, #16 + 8005d36: 46bd mov sp, r7 + 8005d38: bd80 pop {r7, pc} -08005c96 : +08005d3a : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval HAL status */ static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart) { - 8005c96: b480 push {r7} - 8005c98: b085 sub sp, #20 - 8005c9a: af00 add r7, sp, #0 - 8005c9c: 6078 str r0, [r7, #4] + 8005d3a: b480 push {r7} + 8005d3c: b085 sub sp, #20 + 8005d3e: af00 add r7, sp, #0 + 8005d40: 6078 str r0, [r7, #4] const uint16_t *tmp; /* Check that a Tx process is ongoing */ if (huart->gState == HAL_UART_STATE_BUSY_TX) - 8005c9e: 687b ldr r3, [r7, #4] - 8005ca0: f893 3041 ldrb.w r3, [r3, #65] @ 0x41 - 8005ca4: b2db uxtb r3, r3 - 8005ca6: 2b21 cmp r3, #33 @ 0x21 - 8005ca8: d13e bne.n 8005d28 + 8005d42: 687b ldr r3, [r7, #4] + 8005d44: f893 3041 ldrb.w r3, [r3, #65] @ 0x41 + 8005d48: b2db uxtb r3, r3 + 8005d4a: 2b21 cmp r3, #33 @ 0x21 + 8005d4c: d13e bne.n 8005dcc { if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) - 8005caa: 687b ldr r3, [r7, #4] - 8005cac: 689b ldr r3, [r3, #8] - 8005cae: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 - 8005cb2: d114 bne.n 8005cde - 8005cb4: 687b ldr r3, [r7, #4] - 8005cb6: 691b ldr r3, [r3, #16] - 8005cb8: 2b00 cmp r3, #0 - 8005cba: d110 bne.n 8005cde + 8005d4e: 687b ldr r3, [r7, #4] + 8005d50: 689b ldr r3, [r3, #8] + 8005d52: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 + 8005d56: d114 bne.n 8005d82 + 8005d58: 687b ldr r3, [r7, #4] + 8005d5a: 691b ldr r3, [r3, #16] + 8005d5c: 2b00 cmp r3, #0 + 8005d5e: d110 bne.n 8005d82 { tmp = (const uint16_t *) huart->pTxBuffPtr; - 8005cbc: 687b ldr r3, [r7, #4] - 8005cbe: 6a1b ldr r3, [r3, #32] - 8005cc0: 60fb str r3, [r7, #12] + 8005d60: 687b ldr r3, [r7, #4] + 8005d62: 6a1b ldr r3, [r3, #32] + 8005d64: 60fb str r3, [r7, #12] huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF); - 8005cc2: 68fb ldr r3, [r7, #12] - 8005cc4: 881b ldrh r3, [r3, #0] - 8005cc6: 461a mov r2, r3 - 8005cc8: 687b ldr r3, [r7, #4] - 8005cca: 681b ldr r3, [r3, #0] - 8005ccc: f3c2 0208 ubfx r2, r2, #0, #9 - 8005cd0: 605a str r2, [r3, #4] + 8005d66: 68fb ldr r3, [r7, #12] + 8005d68: 881b ldrh r3, [r3, #0] + 8005d6a: 461a mov r2, r3 + 8005d6c: 687b ldr r3, [r7, #4] + 8005d6e: 681b ldr r3, [r3, #0] + 8005d70: f3c2 0208 ubfx r2, r2, #0, #9 + 8005d74: 605a str r2, [r3, #4] huart->pTxBuffPtr += 2U; - 8005cd2: 687b ldr r3, [r7, #4] - 8005cd4: 6a1b ldr r3, [r3, #32] - 8005cd6: 1c9a adds r2, r3, #2 - 8005cd8: 687b ldr r3, [r7, #4] - 8005cda: 621a str r2, [r3, #32] - 8005cdc: e008 b.n 8005cf0 + 8005d76: 687b ldr r3, [r7, #4] + 8005d78: 6a1b ldr r3, [r3, #32] + 8005d7a: 1c9a adds r2, r3, #2 + 8005d7c: 687b ldr r3, [r7, #4] + 8005d7e: 621a str r2, [r3, #32] + 8005d80: e008 b.n 8005d94 } else { huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF); - 8005cde: 687b ldr r3, [r7, #4] - 8005ce0: 6a1b ldr r3, [r3, #32] - 8005ce2: 1c59 adds r1, r3, #1 - 8005ce4: 687a ldr r2, [r7, #4] - 8005ce6: 6211 str r1, [r2, #32] - 8005ce8: 781a ldrb r2, [r3, #0] - 8005cea: 687b ldr r3, [r7, #4] - 8005cec: 681b ldr r3, [r3, #0] - 8005cee: 605a str r2, [r3, #4] + 8005d82: 687b ldr r3, [r7, #4] + 8005d84: 6a1b ldr r3, [r3, #32] + 8005d86: 1c59 adds r1, r3, #1 + 8005d88: 687a ldr r2, [r7, #4] + 8005d8a: 6211 str r1, [r2, #32] + 8005d8c: 781a ldrb r2, [r3, #0] + 8005d8e: 687b ldr r3, [r7, #4] + 8005d90: 681b ldr r3, [r3, #0] + 8005d92: 605a str r2, [r3, #4] } if (--huart->TxXferCount == 0U) - 8005cf0: 687b ldr r3, [r7, #4] - 8005cf2: 8cdb ldrh r3, [r3, #38] @ 0x26 - 8005cf4: b29b uxth r3, r3 - 8005cf6: 3b01 subs r3, #1 - 8005cf8: b29b uxth r3, r3 - 8005cfa: 687a ldr r2, [r7, #4] - 8005cfc: 4619 mov r1, r3 - 8005cfe: 84d1 strh r1, [r2, #38] @ 0x26 - 8005d00: 2b00 cmp r3, #0 - 8005d02: d10f bne.n 8005d24 + 8005d94: 687b ldr r3, [r7, #4] + 8005d96: 8cdb ldrh r3, [r3, #38] @ 0x26 + 8005d98: b29b uxth r3, r3 + 8005d9a: 3b01 subs r3, #1 + 8005d9c: b29b uxth r3, r3 + 8005d9e: 687a ldr r2, [r7, #4] + 8005da0: 4619 mov r1, r3 + 8005da2: 84d1 strh r1, [r2, #38] @ 0x26 + 8005da4: 2b00 cmp r3, #0 + 8005da6: d10f bne.n 8005dc8 { /* Disable the UART Transmit Data Register Empty Interrupt */ __HAL_UART_DISABLE_IT(huart, UART_IT_TXE); - 8005d04: 687b ldr r3, [r7, #4] - 8005d06: 681b ldr r3, [r3, #0] - 8005d08: 68da ldr r2, [r3, #12] - 8005d0a: 687b ldr r3, [r7, #4] - 8005d0c: 681b ldr r3, [r3, #0] - 8005d0e: f022 0280 bic.w r2, r2, #128 @ 0x80 - 8005d12: 60da str r2, [r3, #12] + 8005da8: 687b ldr r3, [r7, #4] + 8005daa: 681b ldr r3, [r3, #0] + 8005dac: 68da ldr r2, [r3, #12] + 8005dae: 687b ldr r3, [r7, #4] + 8005db0: 681b ldr r3, [r3, #0] + 8005db2: f022 0280 bic.w r2, r2, #128 @ 0x80 + 8005db6: 60da str r2, [r3, #12] /* Enable the UART Transmit Complete Interrupt */ __HAL_UART_ENABLE_IT(huart, UART_IT_TC); - 8005d14: 687b ldr r3, [r7, #4] - 8005d16: 681b ldr r3, [r3, #0] - 8005d18: 68da ldr r2, [r3, #12] - 8005d1a: 687b ldr r3, [r7, #4] - 8005d1c: 681b ldr r3, [r3, #0] - 8005d1e: f042 0240 orr.w r2, r2, #64 @ 0x40 - 8005d22: 60da str r2, [r3, #12] + 8005db8: 687b ldr r3, [r7, #4] + 8005dba: 681b ldr r3, [r3, #0] + 8005dbc: 68da ldr r2, [r3, #12] + 8005dbe: 687b ldr r3, [r7, #4] + 8005dc0: 681b ldr r3, [r3, #0] + 8005dc2: f042 0240 orr.w r2, r2, #64 @ 0x40 + 8005dc6: 60da str r2, [r3, #12] } return HAL_OK; - 8005d24: 2300 movs r3, #0 - 8005d26: e000 b.n 8005d2a + 8005dc8: 2300 movs r3, #0 + 8005dca: e000 b.n 8005dce } else { return HAL_BUSY; - 8005d28: 2302 movs r3, #2 + 8005dcc: 2302 movs r3, #2 } } - 8005d2a: 4618 mov r0, r3 - 8005d2c: 3714 adds r7, #20 - 8005d2e: 46bd mov sp, r7 - 8005d30: bc80 pop {r7} - 8005d32: 4770 bx lr + 8005dce: 4618 mov r0, r3 + 8005dd0: 3714 adds r7, #20 + 8005dd2: 46bd mov sp, r7 + 8005dd4: bc80 pop {r7} + 8005dd6: 4770 bx lr -08005d34 : +08005dd8 : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval HAL status */ static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart) { - 8005d34: b580 push {r7, lr} - 8005d36: b082 sub sp, #8 - 8005d38: af00 add r7, sp, #0 - 8005d3a: 6078 str r0, [r7, #4] + 8005dd8: b580 push {r7, lr} + 8005dda: b082 sub sp, #8 + 8005ddc: af00 add r7, sp, #0 + 8005dde: 6078 str r0, [r7, #4] /* Disable the UART Transmit Complete Interrupt */ __HAL_UART_DISABLE_IT(huart, UART_IT_TC); - 8005d3c: 687b ldr r3, [r7, #4] - 8005d3e: 681b ldr r3, [r3, #0] - 8005d40: 68da ldr r2, [r3, #12] - 8005d42: 687b ldr r3, [r7, #4] - 8005d44: 681b ldr r3, [r3, #0] - 8005d46: f022 0240 bic.w r2, r2, #64 @ 0x40 - 8005d4a: 60da str r2, [r3, #12] + 8005de0: 687b ldr r3, [r7, #4] + 8005de2: 681b ldr r3, [r3, #0] + 8005de4: 68da ldr r2, [r3, #12] + 8005de6: 687b ldr r3, [r7, #4] + 8005de8: 681b ldr r3, [r3, #0] + 8005dea: f022 0240 bic.w r2, r2, #64 @ 0x40 + 8005dee: 60da str r2, [r3, #12] /* Tx process is ended, restore huart->gState to Ready */ huart->gState = HAL_UART_STATE_READY; - 8005d4c: 687b ldr r3, [r7, #4] - 8005d4e: 2220 movs r2, #32 - 8005d50: f883 2041 strb.w r2, [r3, #65] @ 0x41 + 8005df0: 687b ldr r3, [r7, #4] + 8005df2: 2220 movs r2, #32 + 8005df4: f883 2041 strb.w r2, [r3, #65] @ 0x41 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered Tx complete callback*/ huart->TxCpltCallback(huart); #else /*Call legacy weak Tx complete callback*/ HAL_UART_TxCpltCallback(huart); - 8005d54: 6878 ldr r0, [r7, #4] - 8005d56: f7ff fea9 bl 8005aac + 8005df8: 6878 ldr r0, [r7, #4] + 8005dfa: f7ff fea9 bl 8005b50 #endif /* USE_HAL_UART_REGISTER_CALLBACKS */ return HAL_OK; - 8005d5a: 2300 movs r3, #0 + 8005dfe: 2300 movs r3, #0 } - 8005d5c: 4618 mov r0, r3 - 8005d5e: 3708 adds r7, #8 - 8005d60: 46bd mov sp, r7 - 8005d62: bd80 pop {r7, pc} + 8005e00: 4618 mov r0, r3 + 8005e02: 3708 adds r7, #8 + 8005e04: 46bd mov sp, r7 + 8005e06: bd80 pop {r7, pc} -08005d64 : +08005e08 : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval HAL status */ static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart) { - 8005d64: b580 push {r7, lr} - 8005d66: b08c sub sp, #48 @ 0x30 - 8005d68: af00 add r7, sp, #0 - 8005d6a: 6078 str r0, [r7, #4] + 8005e08: b580 push {r7, lr} + 8005e0a: b08c sub sp, #48 @ 0x30 + 8005e0c: af00 add r7, sp, #0 + 8005e0e: 6078 str r0, [r7, #4] uint8_t *pdata8bits; uint16_t *pdata16bits; /* Check that a Rx process is ongoing */ if (huart->RxState == HAL_UART_STATE_BUSY_RX) - 8005d6c: 687b ldr r3, [r7, #4] - 8005d6e: f893 3042 ldrb.w r3, [r3, #66] @ 0x42 - 8005d72: b2db uxtb r3, r3 - 8005d74: 2b22 cmp r3, #34 @ 0x22 - 8005d76: f040 80ae bne.w 8005ed6 + 8005e10: 687b ldr r3, [r7, #4] + 8005e12: f893 3042 ldrb.w r3, [r3, #66] @ 0x42 + 8005e16: b2db uxtb r3, r3 + 8005e18: 2b22 cmp r3, #34 @ 0x22 + 8005e1a: f040 80ae bne.w 8005f7a { if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) - 8005d7a: 687b ldr r3, [r7, #4] - 8005d7c: 689b ldr r3, [r3, #8] - 8005d7e: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 - 8005d82: d117 bne.n 8005db4 - 8005d84: 687b ldr r3, [r7, #4] - 8005d86: 691b ldr r3, [r3, #16] - 8005d88: 2b00 cmp r3, #0 - 8005d8a: d113 bne.n 8005db4 + 8005e1e: 687b ldr r3, [r7, #4] + 8005e20: 689b ldr r3, [r3, #8] + 8005e22: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 + 8005e26: d117 bne.n 8005e58 + 8005e28: 687b ldr r3, [r7, #4] + 8005e2a: 691b ldr r3, [r3, #16] + 8005e2c: 2b00 cmp r3, #0 + 8005e2e: d113 bne.n 8005e58 { pdata8bits = NULL; - 8005d8c: 2300 movs r3, #0 - 8005d8e: 62fb str r3, [r7, #44] @ 0x2c + 8005e30: 2300 movs r3, #0 + 8005e32: 62fb str r3, [r7, #44] @ 0x2c pdata16bits = (uint16_t *) huart->pRxBuffPtr; - 8005d90: 687b ldr r3, [r7, #4] - 8005d92: 6a9b ldr r3, [r3, #40] @ 0x28 - 8005d94: 62bb str r3, [r7, #40] @ 0x28 + 8005e34: 687b ldr r3, [r7, #4] + 8005e36: 6a9b ldr r3, [r3, #40] @ 0x28 + 8005e38: 62bb str r3, [r7, #40] @ 0x28 *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF); - 8005d96: 687b ldr r3, [r7, #4] - 8005d98: 681b ldr r3, [r3, #0] - 8005d9a: 685b ldr r3, [r3, #4] - 8005d9c: b29b uxth r3, r3 - 8005d9e: f3c3 0308 ubfx r3, r3, #0, #9 - 8005da2: b29a uxth r2, r3 - 8005da4: 6abb ldr r3, [r7, #40] @ 0x28 - 8005da6: 801a strh r2, [r3, #0] + 8005e3a: 687b ldr r3, [r7, #4] + 8005e3c: 681b ldr r3, [r3, #0] + 8005e3e: 685b ldr r3, [r3, #4] + 8005e40: b29b uxth r3, r3 + 8005e42: f3c3 0308 ubfx r3, r3, #0, #9 + 8005e46: b29a uxth r2, r3 + 8005e48: 6abb ldr r3, [r7, #40] @ 0x28 + 8005e4a: 801a strh r2, [r3, #0] huart->pRxBuffPtr += 2U; - 8005da8: 687b ldr r3, [r7, #4] - 8005daa: 6a9b ldr r3, [r3, #40] @ 0x28 - 8005dac: 1c9a adds r2, r3, #2 - 8005dae: 687b ldr r3, [r7, #4] - 8005db0: 629a str r2, [r3, #40] @ 0x28 - 8005db2: e026 b.n 8005e02 + 8005e4c: 687b ldr r3, [r7, #4] + 8005e4e: 6a9b ldr r3, [r3, #40] @ 0x28 + 8005e50: 1c9a adds r2, r3, #2 + 8005e52: 687b ldr r3, [r7, #4] + 8005e54: 629a str r2, [r3, #40] @ 0x28 + 8005e56: e026 b.n 8005ea6 } else { pdata8bits = (uint8_t *) huart->pRxBuffPtr; - 8005db4: 687b ldr r3, [r7, #4] - 8005db6: 6a9b ldr r3, [r3, #40] @ 0x28 - 8005db8: 62fb str r3, [r7, #44] @ 0x2c + 8005e58: 687b ldr r3, [r7, #4] + 8005e5a: 6a9b ldr r3, [r3, #40] @ 0x28 + 8005e5c: 62fb str r3, [r7, #44] @ 0x2c pdata16bits = NULL; - 8005dba: 2300 movs r3, #0 - 8005dbc: 62bb str r3, [r7, #40] @ 0x28 + 8005e5e: 2300 movs r3, #0 + 8005e60: 62bb str r3, [r7, #40] @ 0x28 if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE))) - 8005dbe: 687b ldr r3, [r7, #4] - 8005dc0: 689b ldr r3, [r3, #8] - 8005dc2: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 - 8005dc6: d007 beq.n 8005dd8 - 8005dc8: 687b ldr r3, [r7, #4] - 8005dca: 689b ldr r3, [r3, #8] - 8005dcc: 2b00 cmp r3, #0 - 8005dce: d10a bne.n 8005de6 - 8005dd0: 687b ldr r3, [r7, #4] - 8005dd2: 691b ldr r3, [r3, #16] - 8005dd4: 2b00 cmp r3, #0 - 8005dd6: d106 bne.n 8005de6 + 8005e62: 687b ldr r3, [r7, #4] + 8005e64: 689b ldr r3, [r3, #8] + 8005e66: f5b3 5f80 cmp.w r3, #4096 @ 0x1000 + 8005e6a: d007 beq.n 8005e7c + 8005e6c: 687b ldr r3, [r7, #4] + 8005e6e: 689b ldr r3, [r3, #8] + 8005e70: 2b00 cmp r3, #0 + 8005e72: d10a bne.n 8005e8a + 8005e74: 687b ldr r3, [r7, #4] + 8005e76: 691b ldr r3, [r3, #16] + 8005e78: 2b00 cmp r3, #0 + 8005e7a: d106 bne.n 8005e8a { *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF); - 8005dd8: 687b ldr r3, [r7, #4] - 8005dda: 681b ldr r3, [r3, #0] - 8005ddc: 685b ldr r3, [r3, #4] - 8005dde: b2da uxtb r2, r3 - 8005de0: 6afb ldr r3, [r7, #44] @ 0x2c - 8005de2: 701a strb r2, [r3, #0] - 8005de4: e008 b.n 8005df8 + 8005e7c: 687b ldr r3, [r7, #4] + 8005e7e: 681b ldr r3, [r3, #0] + 8005e80: 685b ldr r3, [r3, #4] + 8005e82: b2da uxtb r2, r3 + 8005e84: 6afb ldr r3, [r7, #44] @ 0x2c + 8005e86: 701a strb r2, [r3, #0] + 8005e88: e008 b.n 8005e9c } else { *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F); - 8005de6: 687b ldr r3, [r7, #4] - 8005de8: 681b ldr r3, [r3, #0] - 8005dea: 685b ldr r3, [r3, #4] - 8005dec: b2db uxtb r3, r3 - 8005dee: f003 037f and.w r3, r3, #127 @ 0x7f - 8005df2: b2da uxtb r2, r3 - 8005df4: 6afb ldr r3, [r7, #44] @ 0x2c - 8005df6: 701a strb r2, [r3, #0] + 8005e8a: 687b ldr r3, [r7, #4] + 8005e8c: 681b ldr r3, [r3, #0] + 8005e8e: 685b ldr r3, [r3, #4] + 8005e90: b2db uxtb r3, r3 + 8005e92: f003 037f and.w r3, r3, #127 @ 0x7f + 8005e96: b2da uxtb r2, r3 + 8005e98: 6afb ldr r3, [r7, #44] @ 0x2c + 8005e9a: 701a strb r2, [r3, #0] } huart->pRxBuffPtr += 1U; - 8005df8: 687b ldr r3, [r7, #4] - 8005dfa: 6a9b ldr r3, [r3, #40] @ 0x28 - 8005dfc: 1c5a adds r2, r3, #1 - 8005dfe: 687b ldr r3, [r7, #4] - 8005e00: 629a str r2, [r3, #40] @ 0x28 + 8005e9c: 687b ldr r3, [r7, #4] + 8005e9e: 6a9b ldr r3, [r3, #40] @ 0x28 + 8005ea0: 1c5a adds r2, r3, #1 + 8005ea2: 687b ldr r3, [r7, #4] + 8005ea4: 629a str r2, [r3, #40] @ 0x28 } if (--huart->RxXferCount == 0U) - 8005e02: 687b ldr r3, [r7, #4] - 8005e04: 8ddb ldrh r3, [r3, #46] @ 0x2e - 8005e06: b29b uxth r3, r3 - 8005e08: 3b01 subs r3, #1 - 8005e0a: b29b uxth r3, r3 - 8005e0c: 687a ldr r2, [r7, #4] - 8005e0e: 4619 mov r1, r3 - 8005e10: 85d1 strh r1, [r2, #46] @ 0x2e - 8005e12: 2b00 cmp r3, #0 - 8005e14: d15d bne.n 8005ed2 + 8005ea6: 687b ldr r3, [r7, #4] + 8005ea8: 8ddb ldrh r3, [r3, #46] @ 0x2e + 8005eaa: b29b uxth r3, r3 + 8005eac: 3b01 subs r3, #1 + 8005eae: b29b uxth r3, r3 + 8005eb0: 687a ldr r2, [r7, #4] + 8005eb2: 4619 mov r1, r3 + 8005eb4: 85d1 strh r1, [r2, #46] @ 0x2e + 8005eb6: 2b00 cmp r3, #0 + 8005eb8: d15d bne.n 8005f76 { /* Disable the UART Data Register not empty Interrupt */ __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE); - 8005e16: 687b ldr r3, [r7, #4] - 8005e18: 681b ldr r3, [r3, #0] - 8005e1a: 68da ldr r2, [r3, #12] - 8005e1c: 687b ldr r3, [r7, #4] - 8005e1e: 681b ldr r3, [r3, #0] - 8005e20: f022 0220 bic.w r2, r2, #32 - 8005e24: 60da str r2, [r3, #12] + 8005eba: 687b ldr r3, [r7, #4] + 8005ebc: 681b ldr r3, [r3, #0] + 8005ebe: 68da ldr r2, [r3, #12] + 8005ec0: 687b ldr r3, [r7, #4] + 8005ec2: 681b ldr r3, [r3, #0] + 8005ec4: f022 0220 bic.w r2, r2, #32 + 8005ec8: 60da str r2, [r3, #12] /* Disable the UART Parity Error Interrupt */ __HAL_UART_DISABLE_IT(huart, UART_IT_PE); - 8005e26: 687b ldr r3, [r7, #4] - 8005e28: 681b ldr r3, [r3, #0] - 8005e2a: 68da ldr r2, [r3, #12] - 8005e2c: 687b ldr r3, [r7, #4] - 8005e2e: 681b ldr r3, [r3, #0] - 8005e30: f422 7280 bic.w r2, r2, #256 @ 0x100 - 8005e34: 60da str r2, [r3, #12] + 8005eca: 687b ldr r3, [r7, #4] + 8005ecc: 681b ldr r3, [r3, #0] + 8005ece: 68da ldr r2, [r3, #12] + 8005ed0: 687b ldr r3, [r7, #4] + 8005ed2: 681b ldr r3, [r3, #0] + 8005ed4: f422 7280 bic.w r2, r2, #256 @ 0x100 + 8005ed8: 60da str r2, [r3, #12] /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */ __HAL_UART_DISABLE_IT(huart, UART_IT_ERR); - 8005e36: 687b ldr r3, [r7, #4] - 8005e38: 681b ldr r3, [r3, #0] - 8005e3a: 695a ldr r2, [r3, #20] - 8005e3c: 687b ldr r3, [r7, #4] - 8005e3e: 681b ldr r3, [r3, #0] - 8005e40: f022 0201 bic.w r2, r2, #1 - 8005e44: 615a str r2, [r3, #20] + 8005eda: 687b ldr r3, [r7, #4] + 8005edc: 681b ldr r3, [r3, #0] + 8005ede: 695a ldr r2, [r3, #20] + 8005ee0: 687b ldr r3, [r7, #4] + 8005ee2: 681b ldr r3, [r3, #0] + 8005ee4: f022 0201 bic.w r2, r2, #1 + 8005ee8: 615a str r2, [r3, #20] /* Rx process is completed, restore huart->RxState to Ready */ huart->RxState = HAL_UART_STATE_READY; - 8005e46: 687b ldr r3, [r7, #4] - 8005e48: 2220 movs r2, #32 - 8005e4a: f883 2042 strb.w r2, [r3, #66] @ 0x42 + 8005eea: 687b ldr r3, [r7, #4] + 8005eec: 2220 movs r2, #32 + 8005eee: f883 2042 strb.w r2, [r3, #66] @ 0x42 /* Initialize type of RxEvent to Transfer Complete */ huart->RxEventType = HAL_UART_RXEVENT_TC; - 8005e4e: 687b ldr r3, [r7, #4] - 8005e50: 2200 movs r2, #0 - 8005e52: 635a str r2, [r3, #52] @ 0x34 + 8005ef2: 687b ldr r3, [r7, #4] + 8005ef4: 2200 movs r2, #0 + 8005ef6: 635a str r2, [r3, #52] @ 0x34 /* Check current reception Mode : If Reception till IDLE event has been selected : */ if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) - 8005e54: 687b ldr r3, [r7, #4] - 8005e56: 6b1b ldr r3, [r3, #48] @ 0x30 - 8005e58: 2b01 cmp r3, #1 - 8005e5a: d135 bne.n 8005ec8 + 8005ef8: 687b ldr r3, [r7, #4] + 8005efa: 6b1b ldr r3, [r3, #48] @ 0x30 + 8005efc: 2b01 cmp r3, #1 + 8005efe: d135 bne.n 8005f6c { /* Set reception type to Standard */ huart->ReceptionType = HAL_UART_RECEPTION_STANDARD; - 8005e5c: 687b ldr r3, [r7, #4] - 8005e5e: 2200 movs r2, #0 - 8005e60: 631a str r2, [r3, #48] @ 0x30 + 8005f00: 687b ldr r3, [r7, #4] + 8005f02: 2200 movs r2, #0 + 8005f04: 631a str r2, [r3, #48] @ 0x30 /* Disable IDLE interrupt */ ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE); - 8005e62: 687b ldr r3, [r7, #4] - 8005e64: 681b ldr r3, [r3, #0] - 8005e66: 330c adds r3, #12 - 8005e68: 617b str r3, [r7, #20] + 8005f06: 687b ldr r3, [r7, #4] + 8005f08: 681b ldr r3, [r3, #0] + 8005f0a: 330c adds r3, #12 + 8005f0c: 617b str r3, [r7, #20] __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - 8005e6a: 697b ldr r3, [r7, #20] - 8005e6c: e853 3f00 ldrex r3, [r3] - 8005e70: 613b str r3, [r7, #16] + 8005f0e: 697b ldr r3, [r7, #20] + 8005f10: e853 3f00 ldrex r3, [r3] + 8005f14: 613b str r3, [r7, #16] return(result); - 8005e72: 693b ldr r3, [r7, #16] - 8005e74: f023 0310 bic.w r3, r3, #16 - 8005e78: 627b str r3, [r7, #36] @ 0x24 - 8005e7a: 687b ldr r3, [r7, #4] - 8005e7c: 681b ldr r3, [r3, #0] - 8005e7e: 330c adds r3, #12 - 8005e80: 6a7a ldr r2, [r7, #36] @ 0x24 - 8005e82: 623a str r2, [r7, #32] - 8005e84: 61fb str r3, [r7, #28] + 8005f16: 693b ldr r3, [r7, #16] + 8005f18: f023 0310 bic.w r3, r3, #16 + 8005f1c: 627b str r3, [r7, #36] @ 0x24 + 8005f1e: 687b ldr r3, [r7, #4] + 8005f20: 681b ldr r3, [r3, #0] + 8005f22: 330c adds r3, #12 + 8005f24: 6a7a ldr r2, [r7, #36] @ 0x24 + 8005f26: 623a str r2, [r7, #32] + 8005f28: 61fb str r3, [r7, #28] __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - 8005e86: 69f9 ldr r1, [r7, #28] - 8005e88: 6a3a ldr r2, [r7, #32] - 8005e8a: e841 2300 strex r3, r2, [r1] - 8005e8e: 61bb str r3, [r7, #24] + 8005f2a: 69f9 ldr r1, [r7, #28] + 8005f2c: 6a3a ldr r2, [r7, #32] + 8005f2e: e841 2300 strex r3, r2, [r1] + 8005f32: 61bb str r3, [r7, #24] return(result); - 8005e90: 69bb ldr r3, [r7, #24] - 8005e92: 2b00 cmp r3, #0 - 8005e94: d1e5 bne.n 8005e62 + 8005f34: 69bb ldr r3, [r7, #24] + 8005f36: 2b00 cmp r3, #0 + 8005f38: d1e5 bne.n 8005f06 /* Check if IDLE flag is set */ if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE)) - 8005e96: 687b ldr r3, [r7, #4] - 8005e98: 681b ldr r3, [r3, #0] - 8005e9a: 681b ldr r3, [r3, #0] - 8005e9c: f003 0310 and.w r3, r3, #16 - 8005ea0: 2b10 cmp r3, #16 - 8005ea2: d10a bne.n 8005eba + 8005f3a: 687b ldr r3, [r7, #4] + 8005f3c: 681b ldr r3, [r3, #0] + 8005f3e: 681b ldr r3, [r3, #0] + 8005f40: f003 0310 and.w r3, r3, #16 + 8005f44: 2b10 cmp r3, #16 + 8005f46: d10a bne.n 8005f5e { /* Clear IDLE flag in ISR */ __HAL_UART_CLEAR_IDLEFLAG(huart); - 8005ea4: 2300 movs r3, #0 - 8005ea6: 60fb str r3, [r7, #12] - 8005ea8: 687b ldr r3, [r7, #4] - 8005eaa: 681b ldr r3, [r3, #0] - 8005eac: 681b ldr r3, [r3, #0] - 8005eae: 60fb str r3, [r7, #12] - 8005eb0: 687b ldr r3, [r7, #4] - 8005eb2: 681b ldr r3, [r3, #0] - 8005eb4: 685b ldr r3, [r3, #4] - 8005eb6: 60fb str r3, [r7, #12] - 8005eb8: 68fb ldr r3, [r7, #12] + 8005f48: 2300 movs r3, #0 + 8005f4a: 60fb str r3, [r7, #12] + 8005f4c: 687b ldr r3, [r7, #4] + 8005f4e: 681b ldr r3, [r3, #0] + 8005f50: 681b ldr r3, [r3, #0] + 8005f52: 60fb str r3, [r7, #12] + 8005f54: 687b ldr r3, [r7, #4] + 8005f56: 681b ldr r3, [r3, #0] + 8005f58: 685b ldr r3, [r3, #4] + 8005f5a: 60fb str r3, [r7, #12] + 8005f5c: 68fb ldr r3, [r7, #12] #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered Rx Event callback*/ huart->RxEventCallback(huart, huart->RxXferSize); #else /*Call legacy weak Rx Event callback*/ HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize); - 8005eba: 687b ldr r3, [r7, #4] - 8005ebc: 8d9b ldrh r3, [r3, #44] @ 0x2c - 8005ebe: 4619 mov r1, r3 - 8005ec0: 6878 ldr r0, [r7, #4] - 8005ec2: f7ff fe0e bl 8005ae2 - 8005ec6: e002 b.n 8005ece + 8005f5e: 687b ldr r3, [r7, #4] + 8005f60: 8d9b ldrh r3, [r3, #44] @ 0x2c + 8005f62: 4619 mov r1, r3 + 8005f64: 6878 ldr r0, [r7, #4] + 8005f66: f7ff fe0e bl 8005b86 + 8005f6a: e002 b.n 8005f72 #if (USE_HAL_UART_REGISTER_CALLBACKS == 1) /*Call registered Rx complete callback*/ huart->RxCpltCallback(huart); #else /*Call legacy weak Rx complete callback*/ HAL_UART_RxCpltCallback(huart); - 8005ec8: 6878 ldr r0, [r7, #4] - 8005eca: f7ff fdf8 bl 8005abe + 8005f6c: 6878 ldr r0, [r7, #4] + 8005f6e: f7ff fdf8 bl 8005b62 #endif /* USE_HAL_UART_REGISTER_CALLBACKS */ } return HAL_OK; - 8005ece: 2300 movs r3, #0 - 8005ed0: e002 b.n 8005ed8 + 8005f72: 2300 movs r3, #0 + 8005f74: e002 b.n 8005f7c } return HAL_OK; - 8005ed2: 2300 movs r3, #0 - 8005ed4: e000 b.n 8005ed8 + 8005f76: 2300 movs r3, #0 + 8005f78: e000 b.n 8005f7c } else { return HAL_BUSY; - 8005ed6: 2302 movs r3, #2 + 8005f7a: 2302 movs r3, #2 } } - 8005ed8: 4618 mov r0, r3 - 8005eda: 3730 adds r7, #48 @ 0x30 - 8005edc: 46bd mov sp, r7 - 8005ede: bd80 pop {r7, pc} + 8005f7c: 4618 mov r0, r3 + 8005f7e: 3730 adds r7, #48 @ 0x30 + 8005f80: 46bd mov sp, r7 + 8005f82: bd80 pop {r7, pc} -08005ee0 : +08005f84 : * @param huart Pointer to a UART_HandleTypeDef structure that contains * the configuration information for the specified UART module. * @retval None */ static void UART_SetConfig(UART_HandleTypeDef *huart) { - 8005ee0: b580 push {r7, lr} - 8005ee2: b084 sub sp, #16 - 8005ee4: af00 add r7, sp, #0 - 8005ee6: 6078 str r0, [r7, #4] + 8005f84: b580 push {r7, lr} + 8005f86: b084 sub sp, #16 + 8005f88: af00 add r7, sp, #0 + 8005f8a: 6078 str r0, [r7, #4] assert_param(IS_UART_MODE(huart->Init.Mode)); /*-------------------------- USART CR2 Configuration -----------------------*/ /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */ MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits); - 8005ee8: 687b ldr r3, [r7, #4] - 8005eea: 681b ldr r3, [r3, #0] - 8005eec: 691b ldr r3, [r3, #16] - 8005eee: f423 5140 bic.w r1, r3, #12288 @ 0x3000 - 8005ef2: 687b ldr r3, [r7, #4] - 8005ef4: 68da ldr r2, [r3, #12] - 8005ef6: 687b ldr r3, [r7, #4] - 8005ef8: 681b ldr r3, [r3, #0] - 8005efa: 430a orrs r2, r1 - 8005efc: 611a str r2, [r3, #16] + 8005f8c: 687b ldr r3, [r7, #4] + 8005f8e: 681b ldr r3, [r3, #0] + 8005f90: 691b ldr r3, [r3, #16] + 8005f92: f423 5140 bic.w r1, r3, #12288 @ 0x3000 + 8005f96: 687b ldr r3, [r7, #4] + 8005f98: 68da ldr r2, [r3, #12] + 8005f9a: 687b ldr r3, [r7, #4] + 8005f9c: 681b ldr r3, [r3, #0] + 8005f9e: 430a orrs r2, r1 + 8005fa0: 611a str r2, [r3, #16] tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling; MODIFY_REG(huart->Instance->CR1, (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), tmpreg); #else tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode; - 8005efe: 687b ldr r3, [r7, #4] - 8005f00: 689a ldr r2, [r3, #8] - 8005f02: 687b ldr r3, [r7, #4] - 8005f04: 691b ldr r3, [r3, #16] - 8005f06: 431a orrs r2, r3 - 8005f08: 687b ldr r3, [r7, #4] - 8005f0a: 695b ldr r3, [r3, #20] - 8005f0c: 4313 orrs r3, r2 - 8005f0e: 60bb str r3, [r7, #8] + 8005fa2: 687b ldr r3, [r7, #4] + 8005fa4: 689a ldr r2, [r3, #8] + 8005fa6: 687b ldr r3, [r7, #4] + 8005fa8: 691b ldr r3, [r3, #16] + 8005faa: 431a orrs r2, r3 + 8005fac: 687b ldr r3, [r7, #4] + 8005fae: 695b ldr r3, [r3, #20] + 8005fb0: 4313 orrs r3, r2 + 8005fb2: 60bb str r3, [r7, #8] MODIFY_REG(huart->Instance->CR1, - 8005f10: 687b ldr r3, [r7, #4] - 8005f12: 681b ldr r3, [r3, #0] - 8005f14: 68db ldr r3, [r3, #12] - 8005f16: f423 53b0 bic.w r3, r3, #5632 @ 0x1600 - 8005f1a: f023 030c bic.w r3, r3, #12 - 8005f1e: 687a ldr r2, [r7, #4] - 8005f20: 6812 ldr r2, [r2, #0] - 8005f22: 68b9 ldr r1, [r7, #8] - 8005f24: 430b orrs r3, r1 - 8005f26: 60d3 str r3, [r2, #12] + 8005fb4: 687b ldr r3, [r7, #4] + 8005fb6: 681b ldr r3, [r3, #0] + 8005fb8: 68db ldr r3, [r3, #12] + 8005fba: f423 53b0 bic.w r3, r3, #5632 @ 0x1600 + 8005fbe: f023 030c bic.w r3, r3, #12 + 8005fc2: 687a ldr r2, [r7, #4] + 8005fc4: 6812 ldr r2, [r2, #0] + 8005fc6: 68b9 ldr r1, [r7, #8] + 8005fc8: 430b orrs r3, r1 + 8005fca: 60d3 str r3, [r2, #12] tmpreg); #endif /* USART_CR1_OVER8 */ /*-------------------------- USART CR3 Configuration -----------------------*/ /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */ MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl); - 8005f28: 687b ldr r3, [r7, #4] - 8005f2a: 681b ldr r3, [r3, #0] - 8005f2c: 695b ldr r3, [r3, #20] - 8005f2e: f423 7140 bic.w r1, r3, #768 @ 0x300 - 8005f32: 687b ldr r3, [r7, #4] - 8005f34: 699a ldr r2, [r3, #24] - 8005f36: 687b ldr r3, [r7, #4] - 8005f38: 681b ldr r3, [r3, #0] - 8005f3a: 430a orrs r2, r1 - 8005f3c: 615a str r2, [r3, #20] + 8005fcc: 687b ldr r3, [r7, #4] + 8005fce: 681b ldr r3, [r3, #0] + 8005fd0: 695b ldr r3, [r3, #20] + 8005fd2: f423 7140 bic.w r1, r3, #768 @ 0x300 + 8005fd6: 687b ldr r3, [r7, #4] + 8005fd8: 699a ldr r2, [r3, #24] + 8005fda: 687b ldr r3, [r7, #4] + 8005fdc: 681b ldr r3, [r3, #0] + 8005fde: 430a orrs r2, r1 + 8005fe0: 615a str r2, [r3, #20] if(huart->Instance == USART1) - 8005f3e: 687b ldr r3, [r7, #4] - 8005f40: 681b ldr r3, [r3, #0] - 8005f42: 4a2c ldr r2, [pc, #176] @ (8005ff4 ) - 8005f44: 4293 cmp r3, r2 - 8005f46: d103 bne.n 8005f50 + 8005fe2: 687b ldr r3, [r7, #4] + 8005fe4: 681b ldr r3, [r3, #0] + 8005fe6: 4a2c ldr r2, [pc, #176] @ (8006098 ) + 8005fe8: 4293 cmp r3, r2 + 8005fea: d103 bne.n 8005ff4 { pclk = HAL_RCC_GetPCLK2Freq(); - 8005f48: f7fe fd68 bl 8004a1c - 8005f4c: 60f8 str r0, [r7, #12] - 8005f4e: e002 b.n 8005f56 + 8005fec: f7fe fd68 bl 8004ac0 + 8005ff0: 60f8 str r0, [r7, #12] + 8005ff2: e002 b.n 8005ffa } else { pclk = HAL_RCC_GetPCLK1Freq(); - 8005f50: f7fe fd50 bl 80049f4 - 8005f54: 60f8 str r0, [r7, #12] + 8005ff4: f7fe fd50 bl 8004a98 + 8005ff8: 60f8 str r0, [r7, #12] else { huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate); } #else huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate); - 8005f56: 68fa ldr r2, [r7, #12] - 8005f58: 4613 mov r3, r2 - 8005f5a: 009b lsls r3, r3, #2 - 8005f5c: 4413 add r3, r2 - 8005f5e: 009a lsls r2, r3, #2 - 8005f60: 441a add r2, r3 - 8005f62: 687b ldr r3, [r7, #4] - 8005f64: 685b ldr r3, [r3, #4] - 8005f66: 009b lsls r3, r3, #2 - 8005f68: fbb2 f3f3 udiv r3, r2, r3 - 8005f6c: 4a22 ldr r2, [pc, #136] @ (8005ff8 ) - 8005f6e: fba2 2303 umull r2, r3, r2, r3 - 8005f72: 095b lsrs r3, r3, #5 - 8005f74: 0119 lsls r1, r3, #4 - 8005f76: 68fa ldr r2, [r7, #12] - 8005f78: 4613 mov r3, r2 - 8005f7a: 009b lsls r3, r3, #2 - 8005f7c: 4413 add r3, r2 - 8005f7e: 009a lsls r2, r3, #2 - 8005f80: 441a add r2, r3 - 8005f82: 687b ldr r3, [r7, #4] - 8005f84: 685b ldr r3, [r3, #4] - 8005f86: 009b lsls r3, r3, #2 - 8005f88: fbb2 f2f3 udiv r2, r2, r3 - 8005f8c: 4b1a ldr r3, [pc, #104] @ (8005ff8 ) - 8005f8e: fba3 0302 umull r0, r3, r3, r2 - 8005f92: 095b lsrs r3, r3, #5 - 8005f94: 2064 movs r0, #100 @ 0x64 - 8005f96: fb00 f303 mul.w r3, r0, r3 - 8005f9a: 1ad3 subs r3, r2, r3 - 8005f9c: 011b lsls r3, r3, #4 - 8005f9e: 3332 adds r3, #50 @ 0x32 - 8005fa0: 4a15 ldr r2, [pc, #84] @ (8005ff8 ) - 8005fa2: fba2 2303 umull r2, r3, r2, r3 - 8005fa6: 095b lsrs r3, r3, #5 - 8005fa8: f003 03f0 and.w r3, r3, #240 @ 0xf0 - 8005fac: 4419 add r1, r3 - 8005fae: 68fa ldr r2, [r7, #12] - 8005fb0: 4613 mov r3, r2 - 8005fb2: 009b lsls r3, r3, #2 - 8005fb4: 4413 add r3, r2 - 8005fb6: 009a lsls r2, r3, #2 - 8005fb8: 441a add r2, r3 - 8005fba: 687b ldr r3, [r7, #4] - 8005fbc: 685b ldr r3, [r3, #4] - 8005fbe: 009b lsls r3, r3, #2 - 8005fc0: fbb2 f2f3 udiv r2, r2, r3 - 8005fc4: 4b0c ldr r3, [pc, #48] @ (8005ff8 ) - 8005fc6: fba3 0302 umull r0, r3, r3, r2 - 8005fca: 095b lsrs r3, r3, #5 - 8005fcc: 2064 movs r0, #100 @ 0x64 - 8005fce: fb00 f303 mul.w r3, r0, r3 - 8005fd2: 1ad3 subs r3, r2, r3 - 8005fd4: 011b lsls r3, r3, #4 - 8005fd6: 3332 adds r3, #50 @ 0x32 - 8005fd8: 4a07 ldr r2, [pc, #28] @ (8005ff8 ) - 8005fda: fba2 2303 umull r2, r3, r2, r3 - 8005fde: 095b lsrs r3, r3, #5 - 8005fe0: f003 020f and.w r2, r3, #15 - 8005fe4: 687b ldr r3, [r7, #4] - 8005fe6: 681b ldr r3, [r3, #0] - 8005fe8: 440a add r2, r1 - 8005fea: 609a str r2, [r3, #8] + 8005ffa: 68fa ldr r2, [r7, #12] + 8005ffc: 4613 mov r3, r2 + 8005ffe: 009b lsls r3, r3, #2 + 8006000: 4413 add r3, r2 + 8006002: 009a lsls r2, r3, #2 + 8006004: 441a add r2, r3 + 8006006: 687b ldr r3, [r7, #4] + 8006008: 685b ldr r3, [r3, #4] + 800600a: 009b lsls r3, r3, #2 + 800600c: fbb2 f3f3 udiv r3, r2, r3 + 8006010: 4a22 ldr r2, [pc, #136] @ (800609c ) + 8006012: fba2 2303 umull r2, r3, r2, r3 + 8006016: 095b lsrs r3, r3, #5 + 8006018: 0119 lsls r1, r3, #4 + 800601a: 68fa ldr r2, [r7, #12] + 800601c: 4613 mov r3, r2 + 800601e: 009b lsls r3, r3, #2 + 8006020: 4413 add r3, r2 + 8006022: 009a lsls r2, r3, #2 + 8006024: 441a add r2, r3 + 8006026: 687b ldr r3, [r7, #4] + 8006028: 685b ldr r3, [r3, #4] + 800602a: 009b lsls r3, r3, #2 + 800602c: fbb2 f2f3 udiv r2, r2, r3 + 8006030: 4b1a ldr r3, [pc, #104] @ (800609c ) + 8006032: fba3 0302 umull r0, r3, r3, r2 + 8006036: 095b lsrs r3, r3, #5 + 8006038: 2064 movs r0, #100 @ 0x64 + 800603a: fb00 f303 mul.w r3, r0, r3 + 800603e: 1ad3 subs r3, r2, r3 + 8006040: 011b lsls r3, r3, #4 + 8006042: 3332 adds r3, #50 @ 0x32 + 8006044: 4a15 ldr r2, [pc, #84] @ (800609c ) + 8006046: fba2 2303 umull r2, r3, r2, r3 + 800604a: 095b lsrs r3, r3, #5 + 800604c: f003 03f0 and.w r3, r3, #240 @ 0xf0 + 8006050: 4419 add r1, r3 + 8006052: 68fa ldr r2, [r7, #12] + 8006054: 4613 mov r3, r2 + 8006056: 009b lsls r3, r3, #2 + 8006058: 4413 add r3, r2 + 800605a: 009a lsls r2, r3, #2 + 800605c: 441a add r2, r3 + 800605e: 687b ldr r3, [r7, #4] + 8006060: 685b ldr r3, [r3, #4] + 8006062: 009b lsls r3, r3, #2 + 8006064: fbb2 f2f3 udiv r2, r2, r3 + 8006068: 4b0c ldr r3, [pc, #48] @ (800609c ) + 800606a: fba3 0302 umull r0, r3, r3, r2 + 800606e: 095b lsrs r3, r3, #5 + 8006070: 2064 movs r0, #100 @ 0x64 + 8006072: fb00 f303 mul.w r3, r0, r3 + 8006076: 1ad3 subs r3, r2, r3 + 8006078: 011b lsls r3, r3, #4 + 800607a: 3332 adds r3, #50 @ 0x32 + 800607c: 4a07 ldr r2, [pc, #28] @ (800609c ) + 800607e: fba2 2303 umull r2, r3, r2, r3 + 8006082: 095b lsrs r3, r3, #5 + 8006084: f003 020f and.w r2, r3, #15 + 8006088: 687b ldr r3, [r7, #4] + 800608a: 681b ldr r3, [r3, #0] + 800608c: 440a add r2, r1 + 800608e: 609a str r2, [r3, #8] #endif /* USART_CR1_OVER8 */ } - 8005fec: bf00 nop - 8005fee: 3710 adds r7, #16 - 8005ff0: 46bd mov sp, r7 - 8005ff2: bd80 pop {r7, pc} - 8005ff4: 40013800 .word 0x40013800 - 8005ff8: 51eb851f .word 0x51eb851f + 8006090: bf00 nop + 8006092: 3710 adds r7, #16 + 8006094: 46bd mov sp, r7 + 8006096: bd80 pop {r7, pc} + 8006098: 40013800 .word 0x40013800 + 800609c: 51eb851f .word 0x51eb851f -08005ffc : - 8005ffc: 4603 mov r3, r0 - 8005ffe: 4402 add r2, r0 - 8006000: 4293 cmp r3, r2 - 8006002: d100 bne.n 8006006 - 8006004: 4770 bx lr - 8006006: f803 1b01 strb.w r1, [r3], #1 - 800600a: e7f9 b.n 8006000 +080060a0 : + 80060a0: 4603 mov r3, r0 + 80060a2: 4402 add r2, r0 + 80060a4: 4293 cmp r3, r2 + 80060a6: d100 bne.n 80060aa + 80060a8: 4770 bx lr + 80060aa: f803 1b01 strb.w r1, [r3], #1 + 80060ae: e7f9 b.n 80060a4 -0800600c <__errno>: - 800600c: 4b01 ldr r3, [pc, #4] @ (8006014 <__errno+0x8>) - 800600e: 6818 ldr r0, [r3, #0] - 8006010: 4770 bx lr - 8006012: bf00 nop - 8006014: 20000010 .word 0x20000010 +080060b0 <__errno>: + 80060b0: 4b01 ldr r3, [pc, #4] @ (80060b8 <__errno+0x8>) + 80060b2: 6818 ldr r0, [r3, #0] + 80060b4: 4770 bx lr + 80060b6: bf00 nop + 80060b8: 20000010 .word 0x20000010 -08006018 <__libc_init_array>: - 8006018: b570 push {r4, r5, r6, lr} - 800601a: 2600 movs r6, #0 - 800601c: 4d0c ldr r5, [pc, #48] @ (8006050 <__libc_init_array+0x38>) - 800601e: 4b0d ldr r3, [pc, #52] @ (8006054 <__libc_init_array+0x3c>) - 8006020: 1b5b subs r3, r3, r5 - 8006022: 109c asrs r4, r3, #2 - 8006024: 42a6 cmp r6, r4 - 8006026: d109 bne.n 800603c <__libc_init_array+0x24> - 8006028: 2600 movs r6, #0 - 800602a: f000 f8a9 bl 8006180 <_init> - 800602e: 4d0a ldr r5, [pc, #40] @ (8006058 <__libc_init_array+0x40>) - 8006030: 4b0a ldr r3, [pc, #40] @ (800605c <__libc_init_array+0x44>) - 8006032: 1b5b subs r3, r3, r5 - 8006034: 109c asrs r4, r3, #2 - 8006036: 42a6 cmp r6, r4 - 8006038: d105 bne.n 8006046 <__libc_init_array+0x2e> - 800603a: bd70 pop {r4, r5, r6, pc} - 800603c: f855 3b04 ldr.w r3, [r5], #4 - 8006040: 4798 blx r3 - 8006042: 3601 adds r6, #1 - 8006044: e7ee b.n 8006024 <__libc_init_array+0xc> - 8006046: f855 3b04 ldr.w r3, [r5], #4 - 800604a: 4798 blx r3 - 800604c: 3601 adds r6, #1 - 800604e: e7f2 b.n 8006036 <__libc_init_array+0x1e> - 8006050: 080062dc .word 0x080062dc - 8006054: 080062dc .word 0x080062dc - 8006058: 080062dc .word 0x080062dc - 800605c: 080062e0 .word 0x080062e0 +080060bc <__libc_init_array>: + 80060bc: b570 push {r4, r5, r6, lr} + 80060be: 2600 movs r6, #0 + 80060c0: 4d0c ldr r5, [pc, #48] @ (80060f4 <__libc_init_array+0x38>) + 80060c2: 4b0d ldr r3, [pc, #52] @ (80060f8 <__libc_init_array+0x3c>) + 80060c4: 1b5b subs r3, r3, r5 + 80060c6: 109c asrs r4, r3, #2 + 80060c8: 42a6 cmp r6, r4 + 80060ca: d109 bne.n 80060e0 <__libc_init_array+0x24> + 80060cc: 2600 movs r6, #0 + 80060ce: f000 f8a9 bl 8006224 <_init> + 80060d2: 4d0a ldr r5, [pc, #40] @ (80060fc <__libc_init_array+0x40>) + 80060d4: 4b0a ldr r3, [pc, #40] @ (8006100 <__libc_init_array+0x44>) + 80060d6: 1b5b subs r3, r3, r5 + 80060d8: 109c asrs r4, r3, #2 + 80060da: 42a6 cmp r6, r4 + 80060dc: d105 bne.n 80060ea <__libc_init_array+0x2e> + 80060de: bd70 pop {r4, r5, r6, pc} + 80060e0: f855 3b04 ldr.w r3, [r5], #4 + 80060e4: 4798 blx r3 + 80060e6: 3601 adds r6, #1 + 80060e8: e7ee b.n 80060c8 <__libc_init_array+0xc> + 80060ea: f855 3b04 ldr.w r3, [r5], #4 + 80060ee: 4798 blx r3 + 80060f0: 3601 adds r6, #1 + 80060f2: e7f2 b.n 80060da <__libc_init_array+0x1e> + 80060f4: 08006380 .word 0x08006380 + 80060f8: 08006380 .word 0x08006380 + 80060fc: 08006380 .word 0x08006380 + 8006100: 08006384 .word 0x08006384 -08006060 : - 8006060: b538 push {r3, r4, r5, lr} - 8006062: 4604 mov r4, r0 - 8006064: f000 f81a bl 800609c <__ieee754_sqrtf> - 8006068: 4621 mov r1, r4 - 800606a: 4605 mov r5, r0 - 800606c: 4620 mov r0, r4 - 800606e: f7fa fb49 bl 8000704 <__aeabi_fcmpun> - 8006072: b920 cbnz r0, 800607e - 8006074: 4620 mov r0, r4 - 8006076: 2100 movs r1, #0 - 8006078: f7fa fb1c bl 80006b4 <__aeabi_fcmplt> - 800607c: b908 cbnz r0, 8006082 - 800607e: 4628 mov r0, r5 - 8006080: bd38 pop {r3, r4, r5, pc} - 8006082: f7ff ffc3 bl 800600c <__errno> - 8006086: 2221 movs r2, #33 @ 0x21 - 8006088: 4603 mov r3, r0 - 800608a: 2100 movs r1, #0 - 800608c: 601a str r2, [r3, #0] - 800608e: 4608 mov r0, r1 - 8006090: f7fa fa26 bl 80004e0 <__aeabi_fdiv> - 8006094: 4605 mov r5, r0 - 8006096: 4628 mov r0, r5 - 8006098: bd38 pop {r3, r4, r5, pc} - 800609a: bf00 nop +08006104 : + 8006104: b538 push {r3, r4, r5, lr} + 8006106: 4604 mov r4, r0 + 8006108: f000 f81a bl 8006140 <__ieee754_sqrtf> + 800610c: 4621 mov r1, r4 + 800610e: 4605 mov r5, r0 + 8006110: 4620 mov r0, r4 + 8006112: f7fa faf7 bl 8000704 <__aeabi_fcmpun> + 8006116: b920 cbnz r0, 8006122 + 8006118: 4620 mov r0, r4 + 800611a: 2100 movs r1, #0 + 800611c: f7fa faca bl 80006b4 <__aeabi_fcmplt> + 8006120: b908 cbnz r0, 8006126 + 8006122: 4628 mov r0, r5 + 8006124: bd38 pop {r3, r4, r5, pc} + 8006126: f7ff ffc3 bl 80060b0 <__errno> + 800612a: 2221 movs r2, #33 @ 0x21 + 800612c: 4603 mov r3, r0 + 800612e: 2100 movs r1, #0 + 8006130: 601a str r2, [r3, #0] + 8006132: 4608 mov r0, r1 + 8006134: f7fa f9d4 bl 80004e0 <__aeabi_fdiv> + 8006138: 4605 mov r5, r0 + 800613a: 4628 mov r0, r5 + 800613c: bd38 pop {r3, r4, r5, pc} + 800613e: bf00 nop -0800609c <__ieee754_sqrtf>: - 800609c: f020 4200 bic.w r2, r0, #2147483648 @ 0x80000000 - 80060a0: f1b2 4fff cmp.w r2, #2139095040 @ 0x7f800000 - 80060a4: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} - 80060a8: 4604 mov r4, r0 - 80060aa: d24f bcs.n 800614c <__ieee754_sqrtf+0xb0> - 80060ac: 2a00 cmp r2, #0 - 80060ae: d04b beq.n 8006148 <__ieee754_sqrtf+0xac> - 80060b0: 2800 cmp r0, #0 - 80060b2: 4603 mov r3, r0 - 80060b4: db54 blt.n 8006160 <__ieee754_sqrtf+0xc4> - 80060b6: f010 42ff ands.w r2, r0, #2139095040 @ 0x7f800000 - 80060ba: d14f bne.n 800615c <__ieee754_sqrtf+0xc0> - 80060bc: 005b lsls r3, r3, #1 - 80060be: 0218 lsls r0, r3, #8 - 80060c0: 4611 mov r1, r2 - 80060c2: f102 0201 add.w r2, r2, #1 - 80060c6: d5f9 bpl.n 80060bc <__ieee754_sqrtf+0x20> - 80060c8: 4249 negs r1, r1 - 80060ca: 2400 movs r4, #0 - 80060cc: f3c3 0216 ubfx r2, r3, #0, #23 - 80060d0: f1a1 057f sub.w r5, r1, #127 @ 0x7f - 80060d4: 07cb lsls r3, r1, #31 - 80060d6: f04f 0e19 mov.w lr, #25 - 80060da: f04f 7c80 mov.w ip, #16777216 @ 0x1000000 - 80060de: 4621 mov r1, r4 - 80060e0: f442 0200 orr.w r2, r2, #8388608 @ 0x800000 - 80060e4: bf58 it pl - 80060e6: 0052 lslpl r2, r2, #1 - 80060e8: 106d asrs r5, r5, #1 - 80060ea: 0052 lsls r2, r2, #1 - 80060ec: eb01 030c add.w r3, r1, ip - 80060f0: 4293 cmp r3, r2 - 80060f2: bfcf iteee gt - 80060f4: 4613 movgt r3, r2 - 80060f6: eb03 010c addle.w r1, r3, ip - 80060fa: 4464 addle r4, ip - 80060fc: 1ad3 suble r3, r2, r3 - 80060fe: f1be 0e01 subs.w lr, lr, #1 - 8006102: ea4f 0243 mov.w r2, r3, lsl #1 - 8006106: ea4f 0c5c mov.w ip, ip, lsr #1 - 800610a: d1ef bne.n 80060ec <__ieee754_sqrtf+0x50> - 800610c: b1bb cbz r3, 800613e <__ieee754_sqrtf+0xa2> - 800610e: 4e1a ldr r6, [pc, #104] @ (8006178 <__ieee754_sqrtf+0xdc>) - 8006110: 4f1a ldr r7, [pc, #104] @ (800617c <__ieee754_sqrtf+0xe0>) - 8006112: 6830 ldr r0, [r6, #0] - 8006114: 6839 ldr r1, [r7, #0] - 8006116: f7fa f825 bl 8000164 <__aeabi_fsub> - 800611a: f8d6 8000 ldr.w r8, [r6] - 800611e: 4601 mov r1, r0 - 8006120: 4640 mov r0, r8 - 8006122: f7fa fad1 bl 80006c8 <__aeabi_fcmple> - 8006126: b150 cbz r0, 800613e <__ieee754_sqrtf+0xa2> - 8006128: 6830 ldr r0, [r6, #0] - 800612a: 6839 ldr r1, [r7, #0] - 800612c: f7fa f81c bl 8000168 <__addsf3> - 8006130: 6836 ldr r6, [r6, #0] - 8006132: 4601 mov r1, r0 - 8006134: 4630 mov r0, r6 - 8006136: f7fa fabd bl 80006b4 <__aeabi_fcmplt> - 800613a: b1c8 cbz r0, 8006170 <__ieee754_sqrtf+0xd4> - 800613c: 3402 adds r4, #2 - 800613e: 1060 asrs r0, r4, #1 - 8006140: f100 507c add.w r0, r0, #1056964608 @ 0x3f000000 - 8006144: eb00 50c5 add.w r0, r0, r5, lsl #23 - 8006148: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} - 800614c: 4601 mov r1, r0 - 800614e: f7fa f913 bl 8000378 <__aeabi_fmul> - 8006152: 4621 mov r1, r4 - 8006154: f7fa f808 bl 8000168 <__addsf3> - 8006158: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} - 800615c: 15c1 asrs r1, r0, #23 - 800615e: e7b4 b.n 80060ca <__ieee754_sqrtf+0x2e> - 8006160: 4601 mov r1, r0 - 8006162: f7f9 ffff bl 8000164 <__aeabi_fsub> - 8006166: 4601 mov r1, r0 - 8006168: f7fa f9ba bl 80004e0 <__aeabi_fdiv> - 800616c: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} - 8006170: 3401 adds r4, #1 - 8006172: f024 0401 bic.w r4, r4, #1 - 8006176: e7e2 b.n 800613e <__ieee754_sqrtf+0xa2> - 8006178: 080062d0 .word 0x080062d0 - 800617c: 080062cc .word 0x080062cc +08006140 <__ieee754_sqrtf>: + 8006140: f020 4200 bic.w r2, r0, #2147483648 @ 0x80000000 + 8006144: f1b2 4fff cmp.w r2, #2139095040 @ 0x7f800000 + 8006148: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 800614c: 4604 mov r4, r0 + 800614e: d24f bcs.n 80061f0 <__ieee754_sqrtf+0xb0> + 8006150: 2a00 cmp r2, #0 + 8006152: d04b beq.n 80061ec <__ieee754_sqrtf+0xac> + 8006154: 2800 cmp r0, #0 + 8006156: 4603 mov r3, r0 + 8006158: db54 blt.n 8006204 <__ieee754_sqrtf+0xc4> + 800615a: f010 42ff ands.w r2, r0, #2139095040 @ 0x7f800000 + 800615e: d14f bne.n 8006200 <__ieee754_sqrtf+0xc0> + 8006160: 005b lsls r3, r3, #1 + 8006162: 0218 lsls r0, r3, #8 + 8006164: 4611 mov r1, r2 + 8006166: f102 0201 add.w r2, r2, #1 + 800616a: d5f9 bpl.n 8006160 <__ieee754_sqrtf+0x20> + 800616c: 4249 negs r1, r1 + 800616e: 2400 movs r4, #0 + 8006170: f3c3 0216 ubfx r2, r3, #0, #23 + 8006174: f1a1 057f sub.w r5, r1, #127 @ 0x7f + 8006178: 07cb lsls r3, r1, #31 + 800617a: f04f 0e19 mov.w lr, #25 + 800617e: f04f 7c80 mov.w ip, #16777216 @ 0x1000000 + 8006182: 4621 mov r1, r4 + 8006184: f442 0200 orr.w r2, r2, #8388608 @ 0x800000 + 8006188: bf58 it pl + 800618a: 0052 lslpl r2, r2, #1 + 800618c: 106d asrs r5, r5, #1 + 800618e: 0052 lsls r2, r2, #1 + 8006190: eb01 030c add.w r3, r1, ip + 8006194: 4293 cmp r3, r2 + 8006196: bfcf iteee gt + 8006198: 4613 movgt r3, r2 + 800619a: eb03 010c addle.w r1, r3, ip + 800619e: 4464 addle r4, ip + 80061a0: 1ad3 suble r3, r2, r3 + 80061a2: f1be 0e01 subs.w lr, lr, #1 + 80061a6: ea4f 0243 mov.w r2, r3, lsl #1 + 80061aa: ea4f 0c5c mov.w ip, ip, lsr #1 + 80061ae: d1ef bne.n 8006190 <__ieee754_sqrtf+0x50> + 80061b0: b1bb cbz r3, 80061e2 <__ieee754_sqrtf+0xa2> + 80061b2: 4e1a ldr r6, [pc, #104] @ (800621c <__ieee754_sqrtf+0xdc>) + 80061b4: 4f1a ldr r7, [pc, #104] @ (8006220 <__ieee754_sqrtf+0xe0>) + 80061b6: 6830 ldr r0, [r6, #0] + 80061b8: 6839 ldr r1, [r7, #0] + 80061ba: f7f9 ffd3 bl 8000164 <__aeabi_fsub> + 80061be: f8d6 8000 ldr.w r8, [r6] + 80061c2: 4601 mov r1, r0 + 80061c4: 4640 mov r0, r8 + 80061c6: f7fa fa7f bl 80006c8 <__aeabi_fcmple> + 80061ca: b150 cbz r0, 80061e2 <__ieee754_sqrtf+0xa2> + 80061cc: 6830 ldr r0, [r6, #0] + 80061ce: 6839 ldr r1, [r7, #0] + 80061d0: f7f9 ffca bl 8000168 <__addsf3> + 80061d4: 6836 ldr r6, [r6, #0] + 80061d6: 4601 mov r1, r0 + 80061d8: 4630 mov r0, r6 + 80061da: f7fa fa6b bl 80006b4 <__aeabi_fcmplt> + 80061de: b1c8 cbz r0, 8006214 <__ieee754_sqrtf+0xd4> + 80061e0: 3402 adds r4, #2 + 80061e2: 1060 asrs r0, r4, #1 + 80061e4: f100 507c add.w r0, r0, #1056964608 @ 0x3f000000 + 80061e8: eb00 50c5 add.w r0, r0, r5, lsl #23 + 80061ec: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 80061f0: 4601 mov r1, r0 + 80061f2: f7fa f8c1 bl 8000378 <__aeabi_fmul> + 80061f6: 4621 mov r1, r4 + 80061f8: f7f9 ffb6 bl 8000168 <__addsf3> + 80061fc: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 8006200: 15c1 asrs r1, r0, #23 + 8006202: e7b4 b.n 800616e <__ieee754_sqrtf+0x2e> + 8006204: 4601 mov r1, r0 + 8006206: f7f9 ffad bl 8000164 <__aeabi_fsub> + 800620a: 4601 mov r1, r0 + 800620c: f7fa f968 bl 80004e0 <__aeabi_fdiv> + 8006210: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 8006214: 3401 adds r4, #1 + 8006216: f024 0401 bic.w r4, r4, #1 + 800621a: e7e2 b.n 80061e2 <__ieee754_sqrtf+0xa2> + 800621c: 08006374 .word 0x08006374 + 8006220: 08006370 .word 0x08006370 -08006180 <_init>: - 8006180: b5f8 push {r3, r4, r5, r6, r7, lr} - 8006182: bf00 nop - 8006184: bcf8 pop {r3, r4, r5, r6, r7} - 8006186: bc08 pop {r3} - 8006188: 469e mov lr, r3 - 800618a: 4770 bx lr +08006224 <_init>: + 8006224: b5f8 push {r3, r4, r5, r6, r7, lr} + 8006226: bf00 nop + 8006228: bcf8 pop {r3, r4, r5, r6, r7} + 800622a: bc08 pop {r3} + 800622c: 469e mov lr, r3 + 800622e: 4770 bx lr -0800618c <_fini>: - 800618c: b5f8 push {r3, r4, r5, r6, r7, lr} - 800618e: bf00 nop - 8006190: bcf8 pop {r3, r4, r5, r6, r7} - 8006192: bc08 pop {r3} - 8006194: 469e mov lr, r3 - 8006196: 4770 bx lr +08006230 <_fini>: + 8006230: b5f8 push {r3, r4, r5, r6, r7, lr} + 8006232: bf00 nop + 8006234: bcf8 pop {r3, r4, r5, r6, r7} + 8006236: bc08 pop {r3} + 8006238: 469e mov lr, r3 + 800623a: 4770 bx lr diff --git a/Fertirrega_v6/Debug/Fertirrega_v6.map b/Fertirrega_v6/Debug/Fertirrega_v6.map index f1b9b7c..8559a7f 100644 --- a/Fertirrega_v6/Debug/Fertirrega_v6.map +++ b/Fertirrega_v6/Debug/Fertirrega_v6.map @@ -510,12 +510,8 @@ Discarded input sections .text 0x00000000 0x0 ./Core/Src/digital_outputs_driver.o .data 0x00000000 0x0 ./Core/Src/digital_outputs_driver.o .bss 0x00000000 0x0 ./Core/Src/digital_outputs_driver.o - .text.digital_outputs_set_state - 0x00000000 0x70 ./Core/Src/digital_outputs_driver.o .text.digital_outputs_get_state 0x00000000 0x30 ./Core/Src/digital_outputs_driver.o - .text.digital_outputs_toggle - 0x00000000 0x3c ./Core/Src/digital_outputs_driver.o .text.digital_outputs_reset_all 0x00000000 0x2e ./Core/Src/digital_outputs_driver.o .debug_macro 0x00000000 0xacc ./Core/Src/digital_outputs_driver.o @@ -4391,7 +4387,7 @@ LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.exte 0x08000000 g_pfnVectors 0x0800010c . = ALIGN (0x4) -.text 0x0800010c 0x608c +.text 0x0800010c 0x6130 0x0800010c . = ALIGN (0x4) *(.text) .text 0x0800010c 0x40 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o @@ -4544,464 +4540,470 @@ LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.exte .text.digital_outputs_init 0x08001864 0x84 ./Core/Src/digital_outputs_driver.o 0x08001864 digital_outputs_init + .text.digital_outputs_set_state + 0x080018e8 0x70 ./Core/Src/digital_outputs_driver.o + 0x080018e8 digital_outputs_set_state + .text.digital_outputs_toggle + 0x08001958 0x3c ./Core/Src/digital_outputs_driver.o + 0x08001958 digital_outputs_toggle .text.MX_GPIO_Init - 0x080018e8 0x140 ./Core/Src/gpio.o - 0x080018e8 MX_GPIO_Init + 0x08001994 0x140 ./Core/Src/gpio.o + 0x08001994 MX_GPIO_Init .text.MX_I2C1_Init - 0x08001a28 0x5c ./Core/Src/i2c.o - 0x08001a28 MX_I2C1_Init + 0x08001ad4 0x5c ./Core/Src/i2c.o + 0x08001ad4 MX_I2C1_Init .text.MX_I2C2_Init - 0x08001a84 0x5c ./Core/Src/i2c.o - 0x08001a84 MX_I2C2_Init + 0x08001b30 0x5c ./Core/Src/i2c.o + 0x08001b30 MX_I2C2_Init .text.HAL_I2C_MspInit - 0x08001ae0 0xd8 ./Core/Src/i2c.o - 0x08001ae0 HAL_I2C_MspInit - .text.main 0x08001bb8 0x2c0 ./Core/Src/main.o - 0x08001bb8 main + 0x08001b8c 0xd8 ./Core/Src/i2c.o + 0x08001b8c HAL_I2C_MspInit + .text.main 0x08001c64 0x2b8 ./Core/Src/main.o + 0x08001c64 main .text.SystemClock_Config - 0x08001e78 0xa0 ./Core/Src/main.o - 0x08001e78 SystemClock_Config + 0x08001f1c 0xa0 ./Core/Src/main.o + 0x08001f1c SystemClock_Config .text.intToStr - 0x08001f18 0x198 ./Core/Src/main.o - 0x08001f18 intToStr + 0x08001fbc 0x198 ./Core/Src/main.o + 0x08001fbc intToStr .text.HAL_TIM_PeriodElapsedCallback - 0x080020b0 0x30 ./Core/Src/main.o - 0x080020b0 HAL_TIM_PeriodElapsedCallback + 0x08002154 0x30 ./Core/Src/main.o + 0x08002154 HAL_TIM_PeriodElapsedCallback .text.Error_Handler - 0x080020e0 0xc ./Core/Src/main.o - 0x080020e0 Error_Handler + 0x08002184 0xc ./Core/Src/main.o + 0x08002184 Error_Handler .text.LL_GPIO_ReadInputPort - 0x080020ec 0x16 ./Core/Src/rs485_driver.o - *fill* 0x08002102 0x2 + 0x08002190 0x16 ./Core/Src/rs485_driver.o + *fill* 0x080021a6 0x2 .text.rs485_init - 0x08002104 0x20 ./Core/Src/rs485_driver.o - 0x08002104 rs485_init + 0x080021a8 0x20 ./Core/Src/rs485_driver.o + 0x080021a8 rs485_init .text.rs485_get_address - 0x08002124 0x38 ./Core/Src/rs485_driver.o - 0x08002124 rs485_get_address + 0x080021c8 0x38 ./Core/Src/rs485_driver.o + 0x080021c8 rs485_get_address .text.rs485_send_broadcast - 0x0800215c 0x48 ./Core/Src/rs485_driver.o - 0x0800215c rs485_send_broadcast + 0x08002200 0x48 ./Core/Src/rs485_driver.o + 0x08002200 rs485_send_broadcast .text.rs485_enable_tx - 0x080021a4 0x18 ./Core/Src/rs485_driver.o - 0x080021a4 rs485_enable_tx + 0x08002248 0x18 ./Core/Src/rs485_driver.o + 0x08002248 rs485_enable_tx .text.rs485_disable_tx - 0x080021bc 0x18 ./Core/Src/rs485_driver.o - 0x080021bc rs485_disable_tx + 0x08002260 0x18 ./Core/Src/rs485_driver.o + 0x08002260 rs485_disable_tx .text.rs485_configure_gpio_address - 0x080021d4 0x8c ./Core/Src/rs485_driver.o + 0x08002278 0x8c ./Core/Src/rs485_driver.o .text.rs485_configure_usart1 - 0x08002260 0x74 ./Core/Src/rs485_driver.o + 0x08002304 0x74 ./Core/Src/rs485_driver.o .text.HAL_MspInit - 0x080022d4 0x64 ./Core/Src/stm32f1xx_hal_msp.o - 0x080022d4 HAL_MspInit + 0x08002378 0x64 ./Core/Src/stm32f1xx_hal_msp.o + 0x08002378 HAL_MspInit .text.NMI_Handler - 0x08002338 0x8 ./Core/Src/stm32f1xx_it.o - 0x08002338 NMI_Handler + 0x080023dc 0x8 ./Core/Src/stm32f1xx_it.o + 0x080023dc NMI_Handler .text.HardFault_Handler - 0x08002340 0x8 ./Core/Src/stm32f1xx_it.o - 0x08002340 HardFault_Handler + 0x080023e4 0x8 ./Core/Src/stm32f1xx_it.o + 0x080023e4 HardFault_Handler .text.MemManage_Handler - 0x08002348 0x8 ./Core/Src/stm32f1xx_it.o - 0x08002348 MemManage_Handler + 0x080023ec 0x8 ./Core/Src/stm32f1xx_it.o + 0x080023ec MemManage_Handler .text.BusFault_Handler - 0x08002350 0x8 ./Core/Src/stm32f1xx_it.o - 0x08002350 BusFault_Handler + 0x080023f4 0x8 ./Core/Src/stm32f1xx_it.o + 0x080023f4 BusFault_Handler .text.UsageFault_Handler - 0x08002358 0x8 ./Core/Src/stm32f1xx_it.o - 0x08002358 UsageFault_Handler + 0x080023fc 0x8 ./Core/Src/stm32f1xx_it.o + 0x080023fc UsageFault_Handler .text.SVC_Handler - 0x08002360 0xc ./Core/Src/stm32f1xx_it.o - 0x08002360 SVC_Handler + 0x08002404 0xc ./Core/Src/stm32f1xx_it.o + 0x08002404 SVC_Handler .text.DebugMon_Handler - 0x0800236c 0xc ./Core/Src/stm32f1xx_it.o - 0x0800236c DebugMon_Handler + 0x08002410 0xc ./Core/Src/stm32f1xx_it.o + 0x08002410 DebugMon_Handler .text.PendSV_Handler - 0x08002378 0xc ./Core/Src/stm32f1xx_it.o - 0x08002378 PendSV_Handler + 0x0800241c 0xc ./Core/Src/stm32f1xx_it.o + 0x0800241c PendSV_Handler .text.SysTick_Handler - 0x08002384 0xc ./Core/Src/stm32f1xx_it.o - 0x08002384 SysTick_Handler + 0x08002428 0xc ./Core/Src/stm32f1xx_it.o + 0x08002428 SysTick_Handler .text.TIM3_IRQHandler - 0x08002390 0x14 ./Core/Src/stm32f1xx_it.o - 0x08002390 TIM3_IRQHandler + 0x08002434 0x14 ./Core/Src/stm32f1xx_it.o + 0x08002434 TIM3_IRQHandler .text.USART1_IRQHandler - 0x080023a4 0x14 ./Core/Src/stm32f1xx_it.o - 0x080023a4 USART1_IRQHandler + 0x08002448 0x14 ./Core/Src/stm32f1xx_it.o + 0x08002448 USART1_IRQHandler .text.SystemInit - 0x080023b8 0xc ./Core/Src/system_stm32f1xx.o - 0x080023b8 SystemInit + 0x0800245c 0xc ./Core/Src/system_stm32f1xx.o + 0x0800245c SystemInit .text.MX_TIM3_Init - 0x080023c4 0x9c ./Core/Src/tim.o - 0x080023c4 MX_TIM3_Init + 0x08002468 0x9c ./Core/Src/tim.o + 0x08002468 MX_TIM3_Init .text.HAL_TIM_Base_MspInit - 0x08002460 0x4c ./Core/Src/tim.o - 0x08002460 HAL_TIM_Base_MspInit + 0x08002504 0x4c ./Core/Src/tim.o + 0x08002504 HAL_TIM_Base_MspInit .text.MX_USART1_UART_Init - 0x080024ac 0x54 ./Core/Src/usart.o - 0x080024ac MX_USART1_UART_Init + 0x08002550 0x54 ./Core/Src/usart.o + 0x08002550 MX_USART1_UART_Init .text.HAL_UART_MspInit - 0x08002500 0xa8 ./Core/Src/usart.o - 0x08002500 HAL_UART_MspInit + 0x080025a4 0xa8 ./Core/Src/usart.o + 0x080025a4 HAL_UART_MspInit .text.Reset_Handler - 0x080025a8 0x48 ./Core/Startup/startup_stm32f103c8tx.o - 0x080025a8 Reset_Handler + 0x0800264c 0x48 ./Core/Startup/startup_stm32f103c8tx.o + 0x0800264c Reset_Handler .text.Default_Handler - 0x080025f0 0x2 ./Core/Startup/startup_stm32f103c8tx.o - 0x080025f0 RTC_Alarm_IRQHandler - 0x080025f0 EXTI2_IRQHandler - 0x080025f0 TIM1_CC_IRQHandler - 0x080025f0 PVD_IRQHandler - 0x080025f0 EXTI3_IRQHandler - 0x080025f0 EXTI0_IRQHandler - 0x080025f0 I2C2_EV_IRQHandler - 0x080025f0 ADC1_2_IRQHandler - 0x080025f0 SPI1_IRQHandler - 0x080025f0 TAMPER_IRQHandler - 0x080025f0 DMA1_Channel4_IRQHandler - 0x080025f0 USART3_IRQHandler - 0x080025f0 RTC_IRQHandler - 0x080025f0 DMA1_Channel7_IRQHandler - 0x080025f0 CAN1_RX1_IRQHandler - 0x080025f0 TIM4_IRQHandler - 0x080025f0 I2C1_EV_IRQHandler - 0x080025f0 DMA1_Channel6_IRQHandler - 0x080025f0 RCC_IRQHandler - 0x080025f0 TIM1_TRG_COM_IRQHandler - 0x080025f0 DMA1_Channel1_IRQHandler - 0x080025f0 Default_Handler - 0x080025f0 EXTI15_10_IRQHandler - 0x080025f0 EXTI9_5_IRQHandler - 0x080025f0 SPI2_IRQHandler - 0x080025f0 DMA1_Channel5_IRQHandler - 0x080025f0 EXTI4_IRQHandler - 0x080025f0 USB_LP_CAN1_RX0_IRQHandler - 0x080025f0 USB_HP_CAN1_TX_IRQHandler - 0x080025f0 DMA1_Channel3_IRQHandler - 0x080025f0 TIM1_UP_IRQHandler - 0x080025f0 WWDG_IRQHandler - 0x080025f0 TIM2_IRQHandler - 0x080025f0 TIM1_BRK_IRQHandler - 0x080025f0 EXTI1_IRQHandler - 0x080025f0 USART2_IRQHandler - 0x080025f0 I2C2_ER_IRQHandler - 0x080025f0 DMA1_Channel2_IRQHandler - 0x080025f0 CAN1_SCE_IRQHandler - 0x080025f0 FLASH_IRQHandler - 0x080025f0 I2C1_ER_IRQHandler - 0x080025f0 USBWakeUp_IRQHandler - *fill* 0x080025f2 0x2 + 0x08002694 0x2 ./Core/Startup/startup_stm32f103c8tx.o + 0x08002694 RTC_Alarm_IRQHandler + 0x08002694 EXTI2_IRQHandler + 0x08002694 TIM1_CC_IRQHandler + 0x08002694 PVD_IRQHandler + 0x08002694 EXTI3_IRQHandler + 0x08002694 EXTI0_IRQHandler + 0x08002694 I2C2_EV_IRQHandler + 0x08002694 ADC1_2_IRQHandler + 0x08002694 SPI1_IRQHandler + 0x08002694 TAMPER_IRQHandler + 0x08002694 DMA1_Channel4_IRQHandler + 0x08002694 USART3_IRQHandler + 0x08002694 RTC_IRQHandler + 0x08002694 DMA1_Channel7_IRQHandler + 0x08002694 CAN1_RX1_IRQHandler + 0x08002694 TIM4_IRQHandler + 0x08002694 I2C1_EV_IRQHandler + 0x08002694 DMA1_Channel6_IRQHandler + 0x08002694 RCC_IRQHandler + 0x08002694 TIM1_TRG_COM_IRQHandler + 0x08002694 DMA1_Channel1_IRQHandler + 0x08002694 Default_Handler + 0x08002694 EXTI15_10_IRQHandler + 0x08002694 EXTI9_5_IRQHandler + 0x08002694 SPI2_IRQHandler + 0x08002694 DMA1_Channel5_IRQHandler + 0x08002694 EXTI4_IRQHandler + 0x08002694 USB_LP_CAN1_RX0_IRQHandler + 0x08002694 USB_HP_CAN1_TX_IRQHandler + 0x08002694 DMA1_Channel3_IRQHandler + 0x08002694 TIM1_UP_IRQHandler + 0x08002694 WWDG_IRQHandler + 0x08002694 TIM2_IRQHandler + 0x08002694 TIM1_BRK_IRQHandler + 0x08002694 EXTI1_IRQHandler + 0x08002694 USART2_IRQHandler + 0x08002694 I2C2_ER_IRQHandler + 0x08002694 DMA1_Channel2_IRQHandler + 0x08002694 CAN1_SCE_IRQHandler + 0x08002694 FLASH_IRQHandler + 0x08002694 I2C1_ER_IRQHandler + 0x08002694 USBWakeUp_IRQHandler + *fill* 0x08002696 0x2 .text.HAL_Init - 0x080025f4 0x2c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - 0x080025f4 HAL_Init + 0x08002698 0x2c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + 0x08002698 HAL_Init .text.HAL_InitTick - 0x08002620 0x60 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - 0x08002620 HAL_InitTick + 0x080026c4 0x60 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + 0x080026c4 HAL_InitTick .text.HAL_IncTick - 0x08002680 0x24 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - 0x08002680 HAL_IncTick + 0x08002724 0x24 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + 0x08002724 HAL_IncTick .text.HAL_GetTick - 0x080026a4 0x14 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - 0x080026a4 HAL_GetTick + 0x08002748 0x14 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + 0x08002748 HAL_GetTick .text.HAL_ADC_Init - 0x080026b8 0x1b0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o - 0x080026b8 HAL_ADC_Init + 0x0800275c 0x1b0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o + 0x0800275c HAL_ADC_Init .text.HAL_ADC_ConfigChannel - 0x08002868 0x1f0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o - 0x08002868 HAL_ADC_ConfigChannel + 0x0800290c 0x1f0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o + 0x0800290c HAL_ADC_ConfigChannel .text.ADC_ConversionStop_Disable - 0x08002a58 0x82 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o - 0x08002a58 ADC_ConversionStop_Disable - *fill* 0x08002ada 0x2 + 0x08002afc 0x82 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o + 0x08002afc ADC_ConversionStop_Disable + *fill* 0x08002b7e 0x2 .text.__NVIC_SetPriorityGrouping - 0x08002adc 0x48 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002b80 0x48 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o .text.__NVIC_GetPriorityGrouping - 0x08002b24 0x1c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002bc8 0x1c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o .text.__NVIC_EnableIRQ - 0x08002b40 0x38 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002be4 0x38 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o .text.__NVIC_SetPriority - 0x08002b78 0x54 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002c1c 0x54 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o .text.NVIC_EncodePriority - 0x08002bcc 0x64 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002c70 0x64 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o .text.SysTick_Config - 0x08002c30 0x44 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002cd4 0x44 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o .text.HAL_NVIC_SetPriorityGrouping - 0x08002c74 0x16 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - 0x08002c74 HAL_NVIC_SetPriorityGrouping + 0x08002d18 0x16 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002d18 HAL_NVIC_SetPriorityGrouping .text.HAL_NVIC_SetPriority - 0x08002c8a 0x38 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - 0x08002c8a HAL_NVIC_SetPriority + 0x08002d2e 0x38 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002d2e HAL_NVIC_SetPriority .text.HAL_NVIC_EnableIRQ - 0x08002cc2 0x1c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - 0x08002cc2 HAL_NVIC_EnableIRQ + 0x08002d66 0x1c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002d66 HAL_NVIC_EnableIRQ .text.HAL_SYSTICK_Config - 0x08002cde 0x18 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - 0x08002cde HAL_SYSTICK_Config + 0x08002d82 0x18 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + 0x08002d82 HAL_SYSTICK_Config .text.HAL_DMA_Abort - 0x08002cf6 0x76 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o - 0x08002cf6 HAL_DMA_Abort + 0x08002d9a 0x76 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o + 0x08002d9a HAL_DMA_Abort .text.HAL_DMA_Abort_IT - 0x08002d6c 0xf0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o - 0x08002d6c HAL_DMA_Abort_IT + 0x08002e10 0xf0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o + 0x08002e10 HAL_DMA_Abort_IT .text.HAL_GPIO_Init - 0x08002e5c 0x308 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - 0x08002e5c HAL_GPIO_Init + 0x08002f00 0x308 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + 0x08002f00 HAL_GPIO_Init .text.HAL_GPIO_ReadPin - 0x08003164 0x2e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - 0x08003164 HAL_GPIO_ReadPin + 0x08003208 0x2e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + 0x08003208 HAL_GPIO_ReadPin .text.HAL_GPIO_WritePin - 0x08003192 0x30 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - 0x08003192 HAL_GPIO_WritePin + 0x08003236 0x30 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + 0x08003236 HAL_GPIO_WritePin .text.HAL_GPIO_TogglePin - 0x080031c2 0x32 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - 0x080031c2 HAL_GPIO_TogglePin + 0x08003266 0x32 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + 0x08003266 HAL_GPIO_TogglePin .text.HAL_I2C_Init - 0x080031f4 0x288 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - 0x080031f4 HAL_I2C_Init + 0x08003298 0x288 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x08003298 HAL_I2C_Init .text.HAL_I2C_Master_Transmit - 0x0800347c 0x1fc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - 0x0800347c HAL_I2C_Master_Transmit + 0x08003520 0x1fc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x08003520 HAL_I2C_Master_Transmit .text.HAL_I2C_Master_Receive - 0x08003678 0x4d8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - 0x08003678 HAL_I2C_Master_Receive + 0x0800371c 0x4d8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x0800371c HAL_I2C_Master_Receive .text.I2C_MasterRequestWrite - 0x08003b50 0x104 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x08003bf4 0x104 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o .text.I2C_MasterRequestRead - 0x08003c54 0x19c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x08003cf8 0x19c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o .text.I2C_WaitOnFlagUntilTimeout - 0x08003df0 0xf4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x08003e94 0xf4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o .text.I2C_WaitOnMasterAddressFlagUntilTimeout - 0x08003ee4 0x140 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x08003f88 0x140 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o .text.I2C_WaitOnTXEFlagUntilTimeout - 0x08004024 0x90 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x080040c8 0x90 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o .text.I2C_WaitOnBTFFlagUntilTimeout - 0x080040b4 0x90 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x08004158 0x90 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o .text.I2C_WaitOnRXNEFlagUntilTimeout - 0x08004144 0xba ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + 0x080041e8 0xba ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o .text.I2C_IsAcknowledgeFailed - 0x080041fe 0x5c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - *fill* 0x0800425a 0x2 + 0x080042a2 0x5c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + *fill* 0x080042fe 0x2 .text.HAL_RCC_OscConfig - 0x0800425c 0x504 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - 0x0800425c HAL_RCC_OscConfig + 0x08004300 0x504 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x08004300 HAL_RCC_OscConfig .text.HAL_RCC_ClockConfig - 0x08004760 0x1d4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - 0x08004760 HAL_RCC_ClockConfig + 0x08004804 0x1d4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x08004804 HAL_RCC_ClockConfig .text.HAL_RCC_GetSysClockFreq - 0x08004934 0xac ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - 0x08004934 HAL_RCC_GetSysClockFreq + 0x080049d8 0xac ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x080049d8 HAL_RCC_GetSysClockFreq .text.HAL_RCC_GetHCLKFreq - 0x080049e0 0x14 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - 0x080049e0 HAL_RCC_GetHCLKFreq + 0x08004a84 0x14 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x08004a84 HAL_RCC_GetHCLKFreq .text.HAL_RCC_GetPCLK1Freq - 0x080049f4 0x28 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - 0x080049f4 HAL_RCC_GetPCLK1Freq + 0x08004a98 0x28 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x08004a98 HAL_RCC_GetPCLK1Freq .text.HAL_RCC_GetPCLK2Freq - 0x08004a1c 0x28 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - 0x08004a1c HAL_RCC_GetPCLK2Freq + 0x08004ac0 0x28 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x08004ac0 HAL_RCC_GetPCLK2Freq .text.RCC_Delay - 0x08004a44 0x3c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x08004ae8 0x3c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o .text.HAL_RCCEx_PeriphCLKConfig - 0x08004a80 0x16c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o - 0x08004a80 HAL_RCCEx_PeriphCLKConfig + 0x08004b24 0x16c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o + 0x08004b24 HAL_RCCEx_PeriphCLKConfig .text.HAL_TIM_Base_Init - 0x08004bec 0x9e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x08004bec HAL_TIM_Base_Init - *fill* 0x08004c8a 0x2 + 0x08004c90 0x9e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08004c90 HAL_TIM_Base_Init + *fill* 0x08004d2e 0x2 .text.HAL_TIM_Base_Start_IT - 0x08004c8c 0xa4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x08004c8c HAL_TIM_Base_Start_IT + 0x08004d30 0xa4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08004d30 HAL_TIM_Base_Start_IT .text.HAL_TIM_IRQHandler - 0x08004d30 0x1e0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x08004d30 HAL_TIM_IRQHandler + 0x08004dd4 0x1e0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08004dd4 HAL_TIM_IRQHandler .text.HAL_TIM_ConfigClockSource - 0x08004f10 0x18e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x08004f10 HAL_TIM_ConfigClockSource + 0x08004fb4 0x18e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08004fb4 HAL_TIM_ConfigClockSource .text.HAL_TIM_OC_DelayElapsedCallback - 0x0800509e 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x0800509e HAL_TIM_OC_DelayElapsedCallback + 0x08005142 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08005142 HAL_TIM_OC_DelayElapsedCallback .text.HAL_TIM_IC_CaptureCallback - 0x080050b0 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x080050b0 HAL_TIM_IC_CaptureCallback + 0x08005154 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08005154 HAL_TIM_IC_CaptureCallback .text.HAL_TIM_PWM_PulseFinishedCallback - 0x080050c2 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x080050c2 HAL_TIM_PWM_PulseFinishedCallback + 0x08005166 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08005166 HAL_TIM_PWM_PulseFinishedCallback .text.HAL_TIM_TriggerCallback - 0x080050d4 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x080050d4 HAL_TIM_TriggerCallback - *fill* 0x080050e6 0x2 + 0x08005178 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08005178 HAL_TIM_TriggerCallback + *fill* 0x0800518a 0x2 .text.TIM_Base_SetConfig - 0x080050e8 0xdc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x080050e8 TIM_Base_SetConfig + 0x0800518c 0xdc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x0800518c TIM_Base_SetConfig .text.TIM_TI1_ConfigInputStage - 0x080051c4 0x5c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08005268 0x5c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o .text.TIM_TI2_ConfigInputStage - 0x08005220 0x5e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x080052c4 0x5e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o .text.TIM_ITRx_SetConfig - 0x0800527e 0x34 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08005322 0x34 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o .text.TIM_ETR_SetConfig - 0x080052b2 0x3e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - 0x080052b2 TIM_ETR_SetConfig + 0x08005356 0x3e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + 0x08005356 TIM_ETR_SetConfig .text.HAL_TIMEx_MasterConfigSynchronization - 0x080052f0 0xbc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o - 0x080052f0 HAL_TIMEx_MasterConfigSynchronization + 0x08005394 0xbc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o + 0x08005394 HAL_TIMEx_MasterConfigSynchronization .text.HAL_TIMEx_CommutCallback - 0x080053ac 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o - 0x080053ac HAL_TIMEx_CommutCallback + 0x08005450 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o + 0x08005450 HAL_TIMEx_CommutCallback .text.HAL_TIMEx_BreakCallback - 0x080053be 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o - 0x080053be HAL_TIMEx_BreakCallback + 0x08005462 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o + 0x08005462 HAL_TIMEx_BreakCallback .text.HAL_UART_Init - 0x080053d0 0xa0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - 0x080053d0 HAL_UART_Init + 0x08005474 0xa0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005474 HAL_UART_Init .text.HAL_UART_Transmit - 0x08005470 0x116 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - 0x08005470 HAL_UART_Transmit - *fill* 0x08005586 0x2 + 0x08005514 0x116 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005514 HAL_UART_Transmit + *fill* 0x0800562a 0x2 .text.HAL_UART_IRQHandler - 0x08005588 0x524 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - 0x08005588 HAL_UART_IRQHandler + 0x0800562c 0x524 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x0800562c HAL_UART_IRQHandler .text.HAL_UART_TxCpltCallback - 0x08005aac 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - 0x08005aac HAL_UART_TxCpltCallback + 0x08005b50 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005b50 HAL_UART_TxCpltCallback .text.HAL_UART_RxCpltCallback - 0x08005abe 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - 0x08005abe HAL_UART_RxCpltCallback + 0x08005b62 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005b62 HAL_UART_RxCpltCallback .text.HAL_UART_ErrorCallback - 0x08005ad0 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - 0x08005ad0 HAL_UART_ErrorCallback + 0x08005b74 0x12 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005b74 HAL_UART_ErrorCallback .text.HAL_UARTEx_RxEventCallback - 0x08005ae2 0x16 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - 0x08005ae2 HAL_UARTEx_RxEventCallback + 0x08005b86 0x16 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005b86 HAL_UARTEx_RxEventCallback .text.UART_WaitOnFlagUntilTimeout - 0x08005af8 0xb2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005b9c 0xb2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .text.UART_EndRxTransfer - 0x08005baa 0xc4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005c4e 0xc4 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .text.UART_DMAAbortOnError - 0x08005c6e 0x28 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005d12 0x28 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .text.UART_Transmit_IT - 0x08005c96 0x9e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005d3a 0x9e ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .text.UART_EndTransmit_IT - 0x08005d34 0x30 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005dd8 0x30 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .text.UART_Receive_IT - 0x08005d64 0x17c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + 0x08005e08 0x17c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .text.UART_SetConfig - 0x08005ee0 0x11c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o - .text.memset 0x08005ffc 0x10 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-memset.o) - 0x08005ffc memset - .text.__errno 0x0800600c 0xc C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-errno.o) - 0x0800600c __errno + 0x08005f84 0x11c ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + .text.memset 0x080060a0 0x10 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-memset.o) + 0x080060a0 memset + .text.__errno 0x080060b0 0xc C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-errno.o) + 0x080060b0 __errno .text.__libc_init_array - 0x08006018 0x48 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-init.o) - 0x08006018 __libc_init_array - .text.sqrtf 0x08006060 0x3c C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-wf_sqrt.o) - 0x08006060 sqrtf + 0x080060bc 0x48 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-init.o) + 0x080060bc __libc_init_array + .text.sqrtf 0x08006104 0x3c C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-wf_sqrt.o) + 0x08006104 sqrtf .text.__ieee754_sqrtf - 0x0800609c 0xe4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-ef_sqrt.o) - 0x0800609c __ieee754_sqrtf + 0x08006140 0xe4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-ef_sqrt.o) + 0x08006140 __ieee754_sqrtf *(.glue_7) - .glue_7 0x08006180 0x0 linker stubs + .glue_7 0x08006224 0x0 linker stubs *(.glue_7t) - .glue_7t 0x08006180 0x0 linker stubs + .glue_7t 0x08006224 0x0 linker stubs *(.eh_frame) - .eh_frame 0x08006180 0x0 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o + .eh_frame 0x08006224 0x0 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o *(.init) - .init 0x08006180 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crti.o - 0x08006180 _init - .init 0x08006184 0x8 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtn.o + .init 0x08006224 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crti.o + 0x08006224 _init + .init 0x08006228 0x8 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtn.o *(.fini) - .fini 0x0800618c 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crti.o - 0x0800618c _fini - .fini 0x08006190 0x8 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtn.o - 0x08006198 . = ALIGN (0x4) - 0x08006198 _etext = . + .fini 0x08006230 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crti.o + 0x08006230 _fini + .fini 0x08006234 0x8 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtn.o + 0x0800623c . = ALIGN (0x4) + 0x0800623c _etext = . -.vfp11_veneer 0x08006198 0x0 - .vfp11_veneer 0x08006198 0x0 linker stubs +.vfp11_veneer 0x0800623c 0x0 + .vfp11_veneer 0x0800623c 0x0 linker stubs -.v4_bx 0x08006198 0x0 - .v4_bx 0x08006198 0x0 linker stubs +.v4_bx 0x0800623c 0x0 + .v4_bx 0x0800623c 0x0 linker stubs -.iplt 0x08006198 0x0 - .iplt 0x08006198 0x0 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o +.iplt 0x0800623c 0x0 + .iplt 0x0800623c 0x0 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o -.rodata 0x08006198 0x13c - 0x08006198 . = ALIGN (0x4) +.rodata 0x0800623c 0x13c + 0x0800623c . = ALIGN (0x4) *(.rodata) *(.rodata*) .rodata.ADG715_Channel_Map - 0x08006198 0xf ./Core/Src/ad5934_driver.o - *fill* 0x080061a7 0x1 + 0x0800623c 0xf ./Core/Src/ad5934_driver.o + *fill* 0x0800624b 0x1 .rodata.AD5934_Scale_Float_Min - 0x080061a8 0x3c ./Core/Src/ad5934_driver.o + 0x0800624c 0x3c ./Core/Src/ad5934_driver.o .rodata.AD5934_Scale_Float_Max - 0x080061e4 0x3c ./Core/Src/ad5934_driver.o + 0x08006288 0x3c ./Core/Src/ad5934_driver.o .rodata.AD5934_Scale_Out_Min - 0x08006220 0x1e ./Core/Src/ad5934_driver.o - *fill* 0x0800623e 0x2 + 0x080062c4 0x1e ./Core/Src/ad5934_driver.o + *fill* 0x080062e2 0x2 .rodata.AD5934_Scale_Out_Max - 0x08006240 0x1e ./Core/Src/ad5934_driver.o - *fill* 0x0800625e 0x2 + 0x080062e4 0x1e ./Core/Src/ad5934_driver.o + *fill* 0x08006302 0x2 .rodata.output_pins - 0x08006260 0x40 ./Core/Src/digital_outputs_driver.o + 0x08006304 0x40 ./Core/Src/digital_outputs_driver.o .rodata.AHBPrescTable - 0x080062a0 0x10 ./Core/Src/system_stm32f1xx.o - 0x080062a0 AHBPrescTable + 0x08006344 0x10 ./Core/Src/system_stm32f1xx.o + 0x08006344 AHBPrescTable .rodata.APBPrescTable - 0x080062b0 0x8 ./Core/Src/system_stm32f1xx.o - 0x080062b0 APBPrescTable + 0x08006354 0x8 ./Core/Src/system_stm32f1xx.o + 0x08006354 APBPrescTable .rodata.aPLLMULFactorTable.1 - 0x080062b8 0x10 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + 0x0800635c 0x10 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o .rodata.aPredivFactorTable.0 - 0x080062c8 0x2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - *fill* 0x080062ca 0x2 - .rodata.tiny 0x080062cc 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-ef_sqrt.o) - .rodata.one 0x080062d0 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-ef_sqrt.o) - 0x080062d4 . = ALIGN (0x4) + 0x0800636c 0x2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + *fill* 0x0800636e 0x2 + .rodata.tiny 0x08006370 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-ef_sqrt.o) + .rodata.one 0x08006374 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a(libm_a-ef_sqrt.o) + 0x08006378 . = ALIGN (0x4) -.ARM.extab 0x080062d4 0x0 - 0x080062d4 . = ALIGN (0x4) +.ARM.extab 0x08006378 0x0 + 0x08006378 . = ALIGN (0x4) *(.ARM.extab* .gnu.linkonce.armextab.*) - 0x080062d4 . = ALIGN (0x4) + 0x08006378 . = ALIGN (0x4) -.ARM 0x080062d4 0x8 - 0x080062d4 . = ALIGN (0x4) - 0x080062d4 __exidx_start = . +.ARM 0x08006378 0x8 + 0x08006378 . = ALIGN (0x4) + 0x08006378 __exidx_start = . *(.ARM.exidx*) - .ARM.exidx 0x080062d4 0x8 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-strlen.o) - 0x080062dc __exidx_end = . - 0x080062dc . = ALIGN (0x4) + .ARM.exidx 0x08006378 0x8 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a(libc_a-strlen.o) + 0x08006380 __exidx_end = . + 0x08006380 . = ALIGN (0x4) -.preinit_array 0x080062dc 0x0 - 0x080062dc . = ALIGN (0x4) - 0x080062dc PROVIDE (__preinit_array_start = .) +.preinit_array 0x08006380 0x0 + 0x08006380 . = ALIGN (0x4) + 0x08006380 PROVIDE (__preinit_array_start = .) *(.preinit_array*) - 0x080062dc PROVIDE (__preinit_array_end = .) - 0x080062dc . = ALIGN (0x4) + 0x08006380 PROVIDE (__preinit_array_end = .) + 0x08006380 . = ALIGN (0x4) -.init_array 0x080062dc 0x4 - 0x080062dc . = ALIGN (0x4) - 0x080062dc PROVIDE (__init_array_start = .) +.init_array 0x08006380 0x4 + 0x08006380 . = ALIGN (0x4) + 0x08006380 PROVIDE (__init_array_start = .) *(SORT_BY_NAME(.init_array.*)) *(.init_array*) - .init_array 0x080062dc 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o - 0x080062e0 PROVIDE (__init_array_end = .) - 0x080062e0 . = ALIGN (0x4) + .init_array 0x08006380 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o + 0x08006384 PROVIDE (__init_array_end = .) + 0x08006384 . = ALIGN (0x4) -.fini_array 0x080062e0 0x4 - 0x080062e0 . = ALIGN (0x4) +.fini_array 0x08006384 0x4 + 0x08006384 . = ALIGN (0x4) [!provide] PROVIDE (__fini_array_start = .) *(SORT_BY_NAME(.fini_array.*)) *(.fini_array*) - .fini_array 0x080062e0 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o + .fini_array 0x08006384 0x4 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o [!provide] PROVIDE (__fini_array_end = .) - 0x080062e4 . = ALIGN (0x4) - 0x080062e4 _sidata = LOADADDR (.data) + 0x08006388 . = ALIGN (0x4) + 0x08006388 _sidata = LOADADDR (.data) -.rel.dyn 0x080062e4 0x0 - .rel.iplt 0x080062e4 0x0 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o +.rel.dyn 0x08006388 0x0 + .rel.iplt 0x08006388 0x0 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o -.data 0x20000000 0x60 load address 0x080062e4 +.data 0x20000000 0x60 load address 0x08006388 0x20000000 . = ALIGN (0x4) 0x20000000 _sdata = . *(.data) @@ -5039,11 +5041,11 @@ LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.exte 0x20000060 . = ALIGN (0x4) 0x20000060 _edata = . -.igot.plt 0x20000060 0x0 load address 0x08006344 +.igot.plt 0x20000060 0x0 load address 0x080063e8 .igot.plt 0x20000060 0x0 C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp/crtbegin.o 0x20000060 . = ALIGN (0x4) -.bss 0x20000060 0x47c load address 0x08006344 +.bss 0x20000060 0x47c load address 0x080063e8 0x20000060 _sbss = . 0x20000060 __bss_start__ = _sbss *(.bss) @@ -5128,7 +5130,7 @@ LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.exte 0x200004dc __bss_end__ = _ebss ._user_heap_stack - 0x200004dc 0x604 load address 0x08006344 + 0x200004dc 0x604 load address 0x080063e8 0x200004e0 . = ALIGN (0x8) *fill* 0x200004dc 0x4 [!provide] PROVIDE (end = .) @@ -5235,59 +5237,59 @@ LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.exte LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.14.3.rel1.win32_1.0.100.202602081740/tools/bin/../lib/gcc/arm-none-eabi/14.3.1/thumb/v7-m/nofp\libgcc.a -.debug_info 0x00000000 0x13821 - .debug_info 0x00000000 0x12cd ./Core/Src/ad5934_driver.o - .debug_info 0x000012cd 0x825 ./Core/Src/adc.o - .debug_info 0x00001af2 0xb4a ./Core/Src/ads1015_driver.o - .debug_info 0x0000263c 0x3c2 ./Core/Src/digital_outputs_driver.o - .debug_info 0x000029fe 0x396 ./Core/Src/gpio.o - .debug_info 0x00002d94 0x83b ./Core/Src/i2c.o - .debug_info 0x000035cf 0x1059 ./Core/Src/main.o - .debug_info 0x00004628 0x993 ./Core/Src/rs485_driver.o - .debug_info 0x00004fbb 0x1f1 ./Core/Src/stm32f1xx_hal_msp.o - .debug_info 0x000051ac 0x94c ./Core/Src/stm32f1xx_it.o - .debug_info 0x00005af8 0x222 ./Core/Src/system_stm32f1xx.o - .debug_info 0x00005d1a 0x9bb ./Core/Src/tim.o - .debug_info 0x000066d5 0x92a ./Core/Src/usart.o - .debug_info 0x00006fff 0x30 ./Core/Startup/startup_stm32f103c8tx.o - .debug_info 0x0000702f 0x704 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - .debug_info 0x00007733 0xc50 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o - .debug_info 0x00008383 0xa87 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - .debug_info 0x00008e0a 0x6d2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o - .debug_info 0x000094dc 0x5ab ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - .debug_info 0x00009a87 0x2524 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - .debug_info 0x0000bfab 0x7d5 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - .debug_info 0x0000c780 0x3c0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o - .debug_info 0x0000cb40 0x2959 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - .debug_info 0x0000f499 0x149b ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o - .debug_info 0x00010934 0x2eed ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o +.debug_info 0x00000000 0x1386b + .debug_info 0x00000000 0x12cf ./Core/Src/ad5934_driver.o + .debug_info 0x000012cf 0x825 ./Core/Src/adc.o + .debug_info 0x00001af4 0xb4a ./Core/Src/ads1015_driver.o + .debug_info 0x0000263e 0x3c2 ./Core/Src/digital_outputs_driver.o + .debug_info 0x00002a00 0x396 ./Core/Src/gpio.o + .debug_info 0x00002d96 0x83b ./Core/Src/i2c.o + .debug_info 0x000035d1 0x10a1 ./Core/Src/main.o + .debug_info 0x00004672 0x993 ./Core/Src/rs485_driver.o + .debug_info 0x00005005 0x1f1 ./Core/Src/stm32f1xx_hal_msp.o + .debug_info 0x000051f6 0x94c ./Core/Src/stm32f1xx_it.o + .debug_info 0x00005b42 0x222 ./Core/Src/system_stm32f1xx.o + .debug_info 0x00005d64 0x9bb ./Core/Src/tim.o + .debug_info 0x0000671f 0x92a ./Core/Src/usart.o + .debug_info 0x00007049 0x30 ./Core/Startup/startup_stm32f103c8tx.o + .debug_info 0x00007079 0x704 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + .debug_info 0x0000777d 0xc50 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o + .debug_info 0x000083cd 0xa87 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + .debug_info 0x00008e54 0x6d2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o + .debug_info 0x00009526 0x5ab ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + .debug_info 0x00009ad1 0x2524 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + .debug_info 0x0000bff5 0x7d5 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + .debug_info 0x0000c7ca 0x3c0 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o + .debug_info 0x0000cb8a 0x2959 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + .debug_info 0x0000f4e3 0x149b ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o + .debug_info 0x0001097e 0x2eed ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o -.debug_abbrev 0x00000000 0x32e3 +.debug_abbrev 0x00000000 0x32e2 .debug_abbrev 0x00000000 0x2ca ./Core/Src/ad5934_driver.o .debug_abbrev 0x000002ca 0x1e5 ./Core/Src/adc.o .debug_abbrev 0x000004af 0x26c ./Core/Src/ads1015_driver.o .debug_abbrev 0x0000071b 0x1ba ./Core/Src/digital_outputs_driver.o .debug_abbrev 0x000008d5 0x1a1 ./Core/Src/gpio.o .debug_abbrev 0x00000a76 0x1e4 ./Core/Src/i2c.o - .debug_abbrev 0x00000c5a 0x2c6 ./Core/Src/main.o - .debug_abbrev 0x00000f20 0x215 ./Core/Src/rs485_driver.o - .debug_abbrev 0x00001135 0xdb ./Core/Src/stm32f1xx_hal_msp.o - .debug_abbrev 0x00001210 0x19b ./Core/Src/stm32f1xx_it.o - .debug_abbrev 0x000013ab 0x13f ./Core/Src/system_stm32f1xx.o - .debug_abbrev 0x000014ea 0x20e ./Core/Src/tim.o - .debug_abbrev 0x000016f8 0x205 ./Core/Src/usart.o - .debug_abbrev 0x000018fd 0x24 ./Core/Startup/startup_stm32f103c8tx.o - .debug_abbrev 0x00001921 0x201 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - .debug_abbrev 0x00001b22 0x225 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o - .debug_abbrev 0x00001d47 0x2f8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - .debug_abbrev 0x0000203f 0x20b ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o - .debug_abbrev 0x0000224a 0x1ca ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - .debug_abbrev 0x00002414 0x2a3 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - .debug_abbrev 0x000026b7 0x2b3 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - .debug_abbrev 0x0000296a 0x188 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o - .debug_abbrev 0x00002af2 0x277 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - .debug_abbrev 0x00002d69 0x282 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o - .debug_abbrev 0x00002feb 0x2f8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + .debug_abbrev 0x00000c5a 0x2c5 ./Core/Src/main.o + .debug_abbrev 0x00000f1f 0x215 ./Core/Src/rs485_driver.o + .debug_abbrev 0x00001134 0xdb ./Core/Src/stm32f1xx_hal_msp.o + .debug_abbrev 0x0000120f 0x19b ./Core/Src/stm32f1xx_it.o + .debug_abbrev 0x000013aa 0x13f ./Core/Src/system_stm32f1xx.o + .debug_abbrev 0x000014e9 0x20e ./Core/Src/tim.o + .debug_abbrev 0x000016f7 0x205 ./Core/Src/usart.o + .debug_abbrev 0x000018fc 0x24 ./Core/Startup/startup_stm32f103c8tx.o + .debug_abbrev 0x00001920 0x201 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + .debug_abbrev 0x00001b21 0x225 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o + .debug_abbrev 0x00001d46 0x2f8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + .debug_abbrev 0x0000203e 0x20b ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o + .debug_abbrev 0x00002249 0x1ca ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + .debug_abbrev 0x00002413 0x2a3 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + .debug_abbrev 0x000026b6 0x2b3 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + .debug_abbrev 0x00002969 0x188 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o + .debug_abbrev 0x00002af1 0x277 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + .debug_abbrev 0x00002d68 0x282 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o + .debug_abbrev 0x00002fea 0x2f8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .debug_aranges 0x00000000 0x1260 .debug_aranges @@ -5489,60 +5491,60 @@ LOAD C:/ST/STM32CubeIDE_2.1.1/STM32CubeIDE/plugins/com.st.stm32cube.ide.mcu.exte .debug_macro 0x0001a1bb 0x1c1 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o .debug_macro 0x0001a37c 0x1c2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o -.debug_line 0x00000000 0x17c73 +.debug_line 0x00000000 0x17c61 .debug_line 0x00000000 0xee0 ./Core/Src/ad5934_driver.o .debug_line 0x00000ee0 0x83b ./Core/Src/adc.o .debug_line 0x0000171b 0xb86 ./Core/Src/ads1015_driver.o .debug_line 0x000022a1 0x850 ./Core/Src/digital_outputs_driver.o .debug_line 0x00002af1 0x79d ./Core/Src/gpio.o .debug_line 0x0000328e 0x820 ./Core/Src/i2c.o - .debug_line 0x00003aae 0xcd5 ./Core/Src/main.o - .debug_line 0x00004783 0x8cd ./Core/Src/rs485_driver.o - .debug_line 0x00005050 0x749 ./Core/Src/stm32f1xx_hal_msp.o - .debug_line 0x00005799 0x827 ./Core/Src/stm32f1xx_it.o - .debug_line 0x00005fc0 0x7c7 ./Core/Src/system_stm32f1xx.o - .debug_line 0x00006787 0x7c2 ./Core/Src/tim.o - .debug_line 0x00006f49 0x7bf ./Core/Src/usart.o - .debug_line 0x00007708 0x78 ./Core/Startup/startup_stm32f103c8tx.o - .debug_line 0x00007780 0x9fb ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - .debug_line 0x0000817b 0x101d ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o - .debug_line 0x00009198 0xbc2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - .debug_line 0x00009d5a 0xe02 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o - .debug_line 0x0000ab5c 0xa52 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - .debug_line 0x0000b5ae 0x3bf5 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - .debug_line 0x0000f1a3 0xeb1 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - .debug_line 0x00010054 0x963 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o - .debug_line 0x000109b7 0x34ec ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - .debug_line 0x00013ea3 0x18bc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o - .debug_line 0x0001575f 0x2514 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o + .debug_line 0x00003aae 0xcc3 ./Core/Src/main.o + .debug_line 0x00004771 0x8cd ./Core/Src/rs485_driver.o + .debug_line 0x0000503e 0x749 ./Core/Src/stm32f1xx_hal_msp.o + .debug_line 0x00005787 0x827 ./Core/Src/stm32f1xx_it.o + .debug_line 0x00005fae 0x7c7 ./Core/Src/system_stm32f1xx.o + .debug_line 0x00006775 0x7c2 ./Core/Src/tim.o + .debug_line 0x00006f37 0x7bf ./Core/Src/usart.o + .debug_line 0x000076f6 0x78 ./Core/Startup/startup_stm32f103c8tx.o + .debug_line 0x0000776e 0x9fb ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + .debug_line 0x00008169 0x101d ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o + .debug_line 0x00009186 0xbc2 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + .debug_line 0x00009d48 0xe02 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o + .debug_line 0x0000ab4a 0xa52 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + .debug_line 0x0000b59c 0x3bf5 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + .debug_line 0x0000f191 0xeb1 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + .debug_line 0x00010042 0x963 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o + .debug_line 0x000109a5 0x34ec ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + .debug_line 0x00013e91 0x18bc ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o + .debug_line 0x0001574d 0x2514 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o -.debug_str 0x00000000 0x95804 - .debug_str 0x00000000 0x95804 ./Core/Src/ad5934_driver.o - 0x8f449 (size before relaxing) - .debug_str 0x00095804 0x8a614 ./Core/Src/adc.o - .debug_str 0x00095804 0x8eea8 ./Core/Src/ads1015_driver.o - .debug_str 0x00095804 0x8a38b ./Core/Src/digital_outputs_driver.o - .debug_str 0x00095804 0x8a31d ./Core/Src/gpio.o - .debug_str 0x00095804 0x8a729 ./Core/Src/i2c.o - .debug_str 0x00095804 0x910b0 ./Core/Src/main.o - .debug_str 0x00095804 0x8b0b6 ./Core/Src/rs485_driver.o - .debug_str 0x00095804 0x8a1e4 ./Core/Src/stm32f1xx_hal_msp.o - .debug_str 0x00095804 0x8a93a ./Core/Src/stm32f1xx_it.o - .debug_str 0x00095804 0x89a79 ./Core/Src/system_stm32f1xx.o - .debug_str 0x00095804 0x8ab05 ./Core/Src/tim.o - .debug_str 0x00095804 0x8a9bf ./Core/Src/usart.o - .debug_str 0x00095804 0x6e ./Core/Startup/startup_stm32f103c8tx.o - .debug_str 0x00095804 0x8a1ac ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o - .debug_str 0x00095804 0x8a15d ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o - .debug_str 0x00095804 0x8a0f8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o - .debug_str 0x00095804 0x89e22 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o - .debug_str 0x00095804 0x89dff ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o - .debug_str 0x00095804 0x8ab40 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o - .debug_str 0x00095804 0x89ea8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o - .debug_str 0x00095804 0x89bf8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o - .debug_str 0x00095804 0x8aeaa ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o - .debug_str 0x00095804 0x8a6b6 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o - .debug_str 0x00095804 0x8a519 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o +.debug_str 0x00000000 0x95803 + .debug_str 0x00000000 0x95803 ./Core/Src/ad5934_driver.o + 0x8f448 (size before relaxing) + .debug_str 0x00095803 0x8a614 ./Core/Src/adc.o + .debug_str 0x00095803 0x8eea8 ./Core/Src/ads1015_driver.o + .debug_str 0x00095803 0x8a38b ./Core/Src/digital_outputs_driver.o + .debug_str 0x00095803 0x8a31d ./Core/Src/gpio.o + .debug_str 0x00095803 0x8a729 ./Core/Src/i2c.o + .debug_str 0x00095803 0x91155 ./Core/Src/main.o + .debug_str 0x00095803 0x8b0b6 ./Core/Src/rs485_driver.o + .debug_str 0x00095803 0x8a1e4 ./Core/Src/stm32f1xx_hal_msp.o + .debug_str 0x00095803 0x8a93a ./Core/Src/stm32f1xx_it.o + .debug_str 0x00095803 0x89a79 ./Core/Src/system_stm32f1xx.o + .debug_str 0x00095803 0x8ab05 ./Core/Src/tim.o + .debug_str 0x00095803 0x8a9bf ./Core/Src/usart.o + .debug_str 0x00095803 0x6e ./Core/Startup/startup_stm32f103c8tx.o + .debug_str 0x00095803 0x8a1ac ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal.o + .debug_str 0x00095803 0x8a15d ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_adc.o + .debug_str 0x00095803 0x8a0f8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.o + .debug_str 0x00095803 0x89e22 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_dma.o + .debug_str 0x00095803 0x89dff ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_gpio.o + .debug_str 0x00095803 0x8ab40 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_i2c.o + .debug_str 0x00095803 0x89ea8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.o + .debug_str 0x00095803 0x89bf8 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.o + .debug_str 0x00095803 0x8aeaa ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim.o + .debug_str 0x00095803 0x8a6b6 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_tim_ex.o + .debug_str 0x00095803 0x8a519 ./Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_uart.o .comment 0x00000000 0x43 .comment 0x00000000 0x43 ./Core/Src/ad5934_driver.o